Senior Power Packaging Engineer - SiP & Flip-Chip

Renesaselectronics

Tempe (AZ)

On-site

USD 120,000 - 180,000

Full time

4 days ago
Be an early applicant

Get more replies from employers

Send a job-specific resume in minutes.

Job summary

Renesas Electronics seeks a senior packaging engineer to design and develop power SiP/module packaging, including wafer-level and flip-chip interconnects. You will benchmark materials, qualify processes and collaborate with OSAT/CM suppliers to ensure robust production ramp and quality.

The role involves DOE studies and active participation in packaging roadmap development. You will work with Product, Reliability, and Operations teams to resolve process issues and drive continuous improvement,

Qualifications

  • Doctorate/Masters / Bachelor's Degree in Physics, Chemistry, Mechanical, Electrical or Materials Engineering.
  • 10-15 years of relevant experience in package development emphasizing power SiP/module, wafer level & flip-chip LGA packaging.
  • Strong understanding of power SiP/modules which has an substrate or embedded die/capacitor, assembly process knowledge, qualification methods, SPC and statistical analysis software.
  • Strong interpersonal and communication skills.
  • Strong analytical and presentation skills.

Responsibilities

  • Design and develop package and interconnect methods for Renesas packaging needs for Power SiP/modules and related technologies.
  • Benchmark, select and qualify materials, processes and assembly subcontractors (OSAT) or contract manufacturers (CM).
  • Run DOE to optimize processes and establish process specs.
  • Work with OSAT/CM to ensure smooth production ramps and early issue resolution.
  • Develop and maintain expertise on advances in power SiP/modules, wafer-level packaging & flip-chip interconnects.
  • Participate in packaging roadmap development and execute plans.
  • Address customer complaints with peers across Marketing, Product, Quality and Operations.

Skills

Power SiP modules
Wafer-level packaging
SPC/DOE analysis
Interpersonal skills
Analytical skills

Education

PhD/MSc/BSc in Physics, Chemistry, Mechanical, Electrical or Materials Engineering

Job description

Renesas Electronics seeks a senior packaging engineer to design and develop power SiP/module packaging, including wafer-level and flip-chip interconnects. You will benchmark materials, qualify processes and collaborate with OSAT/CM suppliers to ensure robust production ramp and quality.

The role involves DOE studies and active participation in packaging roadmap development. You will work with Product, Reliability, and Operations teams to resolve process issues and drive continuous improvement,

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Director, Power SiP Packaging & Wafer-Scale Interconnect
Director, Power SiP Packaging & Wafer-Scale Interconnect

Renesas Electronics • Austin (TX)

On-site
USD 160,000 - 230,000
Competitive benefits package
Director, Power Packaging & SiP Innovation
Director, Power Packaging & SiP Innovation

Renesas Electronics • San Jose (CA)

On-site
USD 230,000 - 260,000
Power SiP & Packaging Design Lead
Power SiP & Packaging Design Lead

Renesas • Tempe (AZ)

On-site
USD 120,000 - 180,000
Director, Power Packaging & SiP Innovation
Director, Power Packaging & SiP Innovation

Renesas Electronics • Dallas (TX)

On-site
USD 120,000 - 150,000
Director of Power Package Design & Integration
Director of Power Package Design & Integration

Renesas • San Jose (CA)

On-site
USD 230,000 - 260,000
Director, Power Packaging & SiP Innovation
Director, Power Packaging & SiP Innovation

Renesas Electronics • Phoenix (AZ)

On-site
USD 180,000 - 240,000
Senior Advanced Packaging Engineer: 2.5D/3D & SiP
Senior Advanced Packaging Engineer: 2.5D/3D & SiP

Renesas Electronics • California (MO)

On-site
USD 100,000 - 140,000
Short-Term Incentive program
Long-Term Incentive equity grant
Lead Advanced IC Packaging Engineer: 2.5D/3D, SiP, Power
Lead Advanced IC Packaging Engineer: 2.5D/3D, SiP, Power

Talanto • Austin (TX)

On-site
USD 150,000 - 210,000
Competitive benefits package
Director of Advanced IC Packaging & Power SiP Solutions
Director of Advanced IC Packaging & Power SiP Solutions

Renesas Electronics • California (MO)

On-site
USD 200,000 - 250,000
Medical insurance
Health savings account
Dental insurance
+3
Senior Packaging Architect – 3D/SiP (Hybrid)
Senior Packaging Architect – 3D/SiP (Hybrid)

Renesas • San Jose (CA)

Hybrid
USD 200,000 - 240,000
Bonus opportunities