Lead Advanced IC Packaging Engineer: 2.5D/3D, SiP, Power

Talanto

Austin (TX)

On-site

USD 150,000 - 210,000

Full time

2 days ago
Be an early applicant

Get more replies from employers

Send a job-specific resume in minutes.

Benefits offered by this job

Competitive benefits package

Job summary

Renesas is seeking a Principal Package Design Engineer to lead next-generation packaging solutions for high-performance semiconductors. The role focuses on advanced package architectures, assembly processes, thermal/mechanical reliability, and cross-functional collaboration with design, applications, product engineering, and manufacturing teams.

The ideal candidate will have deep expertise in packaging technologies, 5+ years of experience, and a track record of bringing complex products from

Qualifications

  • Advanced packaging or electronics packaging and system integration experience.
  • Strong hands-on knowledge of packaging technologies, materials, and assembly processes.
  • Experience with AI infrastructure and data center power management is a plus.
  • Proven ability to lead projects and work cross-functionally with design, manufacturing, and suppliers.
  • Knowledge of reliability testing and qualification standards.

Responsibilities

  • Lead design, development, and qualification of advanced semiconductor packaging solutions.
  • Define package architecture based on electrical, thermal, mechanical and cost needs.
  • Drive OSAT selection and development for new product introductions (NPI).
  • Collaborate with IC design, substrate, board, thermal and reliability teams.
  • Oversee package layout, stack-up definition, materials, interconnect strategy.
  • Perform simulations for SI/PI, thermal, mechanical stress; guide others.
  • Develop assembly flows and qualification plans; lead DOE and reliability tests.
  • Resolve packaging issues and drive root-cause/corrective actions.
  • Create package specifications, design rules, and technical reports; mentor juniors.

Skills

Advanced packaging engineering/design
Materials selection
Thermal/Mechanical simulations
Failure analysis & reliability
Design for Manufacturability
Technical leadership & problem-solving

Education

MSc or PhD in EE/Materials/Mechanical/Chemical or related field

Tools

Cadence Allegro Package Designer
SolidWorks
ANYSYS
COMSOL
JMP / Minitab
JEDEC/IPC standards knowledge

Job description

Renesas is seeking a Principal Package Design Engineer to lead next-generation packaging solutions for high-performance semiconductors. The role focuses on advanced package architectures, assembly processes, thermal/mechanical reliability, and cross-functional collaboration with design, applications, product engineering, and manufacturing teams.

The ideal candidate will have deep expertise in packaging technologies, 5+ years of experience, and a track record of bringing complex products from

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Lead, Advanced Package Design Engineer (Hybrid)
Lead, Advanced Package Design Engineer (Hybrid)

Renesas Electronics Corporation • Austin (TX)

Hybrid
USD 140,000 - 200,000
Senior Advanced Packaging Engineer: 2.5D/3D & SiP
Senior Advanced Packaging Engineer: 2.5D/3D & SiP

Renesas Electronics • California (MO)

On-site
USD 100,000 - 140,000
Short-Term Incentive program
Long-Term Incentive equity grant
Senior Packaging Architect – 3D/SiP (Hybrid)
Senior Packaging Architect – 3D/SiP (Hybrid)

Renesas • San Jose (CA)

Hybrid
USD 200,000 - 240,000
Bonus opportunities
Director of Power Packaging & SiP Engineering
Director of Power Packaging & SiP Engineering

Renesas Electronics Corporation • Dallas (TX)

On-site
USD 180,000 - 240,000
Senior Director — Power Packaging & SiP Innovation
Senior Director — Power Packaging & SiP Innovation

Renesas Electronics Corporation • Austin (TX)

On-site
USD 180,000 - 240,000
Director, Power Package Design & Wafer-Level Packaging
Director, Power Package Design & Wafer-Level Packaging

Renesas Electronics Corporation • San Jose (CA)

On-site
USD 230,000 - 260,000
Bonus opportunities
Competitive benefits
Director, Power Packaging & SiP Innovation
Director, Power Packaging & SiP Innovation

Renesas Electronics • San Jose (CA)

On-site
USD 230,000 - 260,000
Senior Semiconductor Package Development Engineer
Senior Semiconductor Package Development Engineer

Renesas Electronics • Town of Texas (WI)

On-site
USD 110,000 - 160,000
Competitive benefits package
Power SiP & Packaging Design Lead
Power SiP & Packaging Design Lead

Renesas • Tempe (AZ)

On-site
USD 120,000 - 180,000
Director of Advanced IC Packaging & Power SiP Solutions
Director of Advanced IC Packaging & Power SiP Solutions

Renesas Electronics • California (MO)

On-site
USD 200,000 - 250,000
Medical insurance
Health savings account
Dental insurance
+3