Senior Packaging Engineer — Multi‑Die IC Packages

Entrada Ventures

Palo Alto (CA)

Hybrid

USD 180,000 - 240,000

Full time

14 days+
Application generator

Don’t send a generic resume — generate a resume and cover letter tailored to this exact role.

Get past ATS filters

Benefits offered by this job

Equity
401(k) plan
Benefits package

Job summary

Entrada Ventures seeks a Senior Packaging Engineer to architect and deliver advanced multi-die IC packages for high-performance AI accelerators. The role centers on package architecture, substrate design, manufacturability, and vendor engagement.

You will partner with IC design, physical design, and supplier teams to ensure package requirements satisfy system-level needs and drive adoption of next-generation packaging technologies.

Qualifications

  • B.S./M.S. in Electrical Engineering or related field.
  • Experience with multi-die package design and UCIe integration.
  • Understanding of substrate materials, stack-ups, and mechanical constraints.
  • Experience interfacing with TSMC/OSAT for bumping and packaging options.

Responsibilities

  • Select and design optimal multi‑die package types (MCM, 2.5D, 3D, fan‑out, CoWoS, InFO, CPC, CPO) balancing electrical performance, thermal behavior, cost, and manufacturability.
  • Define package specifications, bump map and ball map, interposer requirements, and mechanical constraints.
  • Define substrate stack-ups, bump pitch, ball pitch, routing, via structures, and material choices for performance and manufacturability.
  • Perform high-speed signal escaping, routing and power distribution network design.
  • Manage subcontractors and work directly with TSMC and/or OSAT on bumping, substrate options, and advanced packaging flows.
  • Partner with IC design, physical design, SI/PI, and board teams to ensure package requirements meet system‑level needs.
  • Evaluate emerging packaging technologies and drive adoption for next‑generation products.
  • Support package‑level bring‑up, failure analysis, debug and qualification.

Skills

Multi-die packaging
UCIe integration
Substrate materials
SI/PI concepts
Subcontractor management
TSMC/OSAT liaison
Package modeling tools
HFSS/Sigrity

Education

B.S./M.S. in Electrical Engineering or related field

Tools

HFSS
Sigrity

Job description

Entrada Ventures seeks a Senior Packaging Engineer to architect and deliver advanced multi-die IC packages for high-performance AI accelerators. The role centers on package architecture, substrate design, manufacturability, and vendor engagement.

You will partner with IC design, physical design, and supplier teams to ensure package requirements satisfy system-level needs and drive adoption of next-generation packaging technologies.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Senior Packaging Engineer for AI Accelerators (Multi‑Die)
Senior Packaging Engineer for AI Accelerators (Multi‑Die)

Entrada Ventures • Palo Alto (CA)

Hybrid
USD 180,000 - 240,000
Equity
Benefits
401k
Senior IC Package Design Engineer - Lead AI-Scale Packaging
Senior IC Package Design Engineer - Lead AI-Scale Packaging

1000 Micron Technology, Inc. • Boise (ID)

On-site
USD 150,000 - 190,000
Health insurance
Paid time off
Retirement plan
Senior Package Architect: Silicon-to-System Co-Design
Senior Package Architect: Silicon-to-System Co-Design

Micron • Boise (ID)

On-site
USD 140,000 - 190,000
Medical plans
Dental plans
Vision plans
+2
Package Engineer
Package Engineer

Entrada Ventures • Palo Alto (CA)

Hybrid
USD 180,000 - 240,000
Equity
Benefits
401k
Packaging Engineer
Packaging Engineer

Entrada Ventures • Palo Alto (CA)

Hybrid
USD 180,000 - 240,000
Equity
401(k) plan
Benefits package
Distinguished Engineer — Advanced Packaging & 3DIC Design
Distinguished Engineer — Advanced Packaging & 3DIC Design

Synopsys, Inc. • Mountain View (CA)

On-site
USD 250,000 - 400,000
Health benefits
Competitive compensation
Senior SI/PI Engineer - Chip-Package-System Co-Design
Senior SI/PI Engineer - Chip-Package-System Co-Design

Socket.dev • Sunnyvale (CA)

On-site
USD 178,000 - 250,000
Senior Packaging Design Architect — Substrate & IC
Senior Packaging Design Architect — Substrate & IC

Intel Corporation • Phoenix (AZ), Northern (KY)

Hybrid
USD 221,000 - 312,000
Senior 3D/2.5D Package Layout Engineer for AI Accelerator
Senior 3D/2.5D Package Layout Engineer for AI Accelerator

DensityAI • Mountain View (CA)

On-site
USD 200,000 - 275,000
Senior IC Packaging Engineer - 2.5D/3D & TSV Expert
Senior IC Packaging Engineer - 2.5D/3D & TSV Expert

Avicena Tech • Sunnyvale (CA)

On-site
USD 140,000 - 190,000