Senior Memory Architect — High-Speed, Low-Power SRAM

Lattice Semiconductor Corp

Nellis Air Force Base Census-Designated Place (NV)

On-site

USD 199,000 - 243,000

Full time

5 days ago
Be an early applicant
Application generator

Don’t send a generic resume — generate a resume and cover letter tailored to this exact role.

Get past ATS filters

Benefits offered by this job

Healthcare
Retirement plans
Paid time off

Job summary

Lattice Semiconductor Corp in the United States is seeking an experienced Sr. Memory Designer to lead the design and development of high-speed, low-power memory blocks for FPGA architectures, including SRAM and CRAM.

You will shape memory architectures in advanced semiconductor technologies. You will oversee verification, layout coordination, and the full embedded memory design flow from architecture to model generation, collaborating with architecture and design teams to meet performance,

Qualifications

  • Bachelor’s degree in electrical engineering or related field; advanced degrees preferred.
  • 10+ years of memory design, verification, and integration experience.
  • Strong knowledge of high-speed, low-power memory design and FPGA memory configurations.
  • Excellent problem-solving and collaboration skills.
  • Experience with large density memory cell design for high yield is a plus.

Responsibilities

  • Lead design and development of custom SRAM and CRAM.
  • Develop memory architectures for FinFET and nanometer CMOS.
  • Perform schematic capture, simulation, and margin verification.
  • Oversee layout planning for tight pitch memory designs.
  • Collaborate with architecture and design teams on memory PPA and yield targets.
  • Manage full embedded memory design flow from architecture to model generation.
  • Bring innovative ideas to life in FPGA designs.

Skills

Memory design
High-speed design
Low-power design
Schematic capture
Verification
FPGA memory

Education

Bachelor's degree in Electrical Engineering
Master's or PhD preferred

Job description

Lattice Semiconductor Corp in the United States is seeking an experienced Sr. Memory Designer to lead the design and development of high-speed, low-power memory blocks for FPGA architectures, including SRAM and CRAM.

You will shape memory architectures in advanced semiconductor technologies. You will oversee verification, layout coordination, and the full embedded memory design flow from architecture to model generation, collaborating with architecture and design teams to meet performance,

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Memory Architect - SRAM & CRAM for High-Performance SoCs
Memory Architect - SRAM & CRAM for High-Performance SoCs

Lattice Semiconductor • San Jose (CA)

Hybrid
USD 224,000 - 273,000
High-Performance SRAM Design and Layout Engineer
High-Performance SRAM Design and Layout Engineer

Qualcomm • Santa Clara (CA), Northern (KY)

Hybrid
USD 148,000 - 222,000
Senior Memory Layout Architect for Advanced SRAM Macros
Senior Memory Layout Architect for Advanced SRAM Macros

Infobahn Softworld Inc • Santa Clara (CA)

On-site
USD 180,000 - 240,000
Senior SRAM Design Engineer - Lead High-Performance Memory
Senior SRAM Design Engineer - Lead High-Performance Memory

Engg • San Jose (CA)

On-site
USD 163,000 - 253,000
4+ weeks paid time off
Fertility care/adoption stipend
Medical travel support
+3
High-Performance CPU SRAM Design & Layout Engineer
High-Performance CPU SRAM Design & Layout Engineer

Qualcomm • Santa Clara (CA)

On-site
USD 148,000 - 222,000
Lead SRAM Design Engineer – High-Performance Memory
Lead SRAM Design Engineer – High-Performance Memory

Samsung Semiconductor Inc. • San Jose (CA)

On-site
USD 163,000 - 253,000
4+ weeks paid time off
Charitable giving match
Fertility/adoption stipend
+2
Senior Memory Design Engineer - SRAM & Compiler Lead
Senior Memory Design Engineer - SRAM & Compiler Lead

UANDWE, Inc. • San Jose (CA)

On-site
USD 140,000 - 210,000
Senior SRAM Circuit Design Engineer — High-Performance Memory
Senior SRAM Circuit Design Engineer — High-Performance Memory

Samsung Semiconductor • San Jose (CA)

On-site
USD 163,000 - 253,000
4+ weeks paid time off
Medical/Dental/Vision/401k
Charitable giving match
+2
Senior Memory Design Engineer
Senior Memory Design Engineer

UANDWE, Inc. • San Jose (CA)

On-site
USD 140,000 - 210,000
Memory Architect: Custom SRAM & Cache Design
Memory Architect: Custom SRAM & Cache Design

Intel • Austin (TX)

Hybrid
USD 164,000 - 269,000