Senior Digital IC Design Engineer — RTL & ASIC Tapeout

Sandia National Laboratories

Albuquerque (NM)

Vor Ort

USD 118.000 - 236.000

Vollzeit

14 Tage+

Erhalte eine Antwort von diesem Arbeitgeber

Dein Lebenslauf und dein Anschreiben, genau auf das zugeschnitten, was gesucht wird.

Schaffe es an den ATS-Filtern vorbei

Zusammenfassung

Sandia National Laboratories in Albuquerque, NM seeks a digital IC Design Engineer to deliver advanced ASIC solutions for mission customers. The role focuses on translating system needs into robust RTL through tapeout, working closely with analog, MEMS, and photonics teams.

The ideal candidate will maintain RTL, integrate IP, and drive verification, synthesis, timing, and power closure. A Bachelor's degree with five years of related experience and the ability to obtain a DOE clearance are

Qualifikationen

  • Bachelor's degree in a relevant discipline with 5+ years of related experience.
  • Ability to obtain and maintain a DOE Q clearance.
  • Proficiency in RTL design with Verilog/SystemVerilog.
  • Experience with UVM verification and HDL-based testbenches.
  • Familiarity with SoC integration and IP blocks.
  • Strong knowledge of power-aware and radiation-hardened design.

Aufgaben

  • Translate system needs into robust RTL and IP integration.
  • Develop verification environments and drive regression suites.
  • Coordinate with analog/physical teams to meet tape-out constraints.
  • Lead design reviews, timing, and power closure.
  • Maintain design documentation and support post-silicon analysis.

Kenntnisse

RTL design
SystemVerilog
UVM verification
SoC integration
Power-aware design
Radiation hardened design
Timing analysis
Cross-functional collaboration

Ausbildung

Bachelor's degree in a relevant discipline

Tools

EDA tools
Synthesis
Static timing analysis (STA)
Formal verification
Linting / CDC checks

Jobbeschreibung

Sandia National Laboratories in Albuquerque, NM seeks a digital IC Design Engineer to deliver advanced ASIC solutions for mission customers. The role focuses on translating system needs into robust RTL through tapeout, working closely with analog, MEMS, and photonics teams.

The ideal candidate will maintain RTL, integrate IP, and drive verification, synthesis, timing, and power closure. A Bachelor's degree with five years of related experience and the ability to obtain a DOE clearance are

Hol dir deinen kostenlosen, vertraulichen Lebenslauf-Check.

oder ziehe deine Datei hierhin.

Similar jobs

Ähnliche Jobs, die dir auch gefallen könnten

Digital IC Design Engineer — RTL & Tapeout
Digital IC Design Engineer — RTL & Tapeout

Sandia National Laboratories • Albuquerque (NM)

Vor Ort
USD 102.000 - 200.000
Senior Digital IC Design Engineer – RTL/ASIC
Senior Digital IC Design Engineer – RTL/ASIC

Sandia National Laboratories • New Mexico

Vor Ort
USD 118.000 - 236.000
Flexible work arrangements
Relocation assistance
Generous vacation
Senior Digital ASIC Design & Tapeout Lead
Senior Digital ASIC Design & Tapeout Lead

Anysilicon • Colorado Springs (CO)

Hybrid
USD 180.000 - 240.000
Senior ASIC Digital Architect: RTL, Synthesis & Tape-out
Senior ASIC Digital Architect: RTL, Synthesis & Tape-out

Micron Technology • Richardson (TX)

Vor Ort
USD 186.000 - 407.000
Benefits package
Paid time off
Equity options
Senior ASIC RTL Design Lead — Tapeout & Synthesis
Senior ASIC RTL Design Lead — Tapeout & Synthesis

1000 Micron Technology, Inc. • Idaho City (ID)

Vor Ort
USD 186.000 - 407.000
Medical, dental and vision plans
Robust paid time-off
Bonus eligibility
RTL Design Engineer — Tapeout-Ready AI ASICs
RTL Design Engineer — Tapeout-Ready AI ASICs

Normal Computing Corp. • New York (NY)

Vor Ort
USD 120.000 - 160.000
Senior Physical Design Engineer - Tapeout-Ready ASICs
Senior Physical Design Engineer - Tapeout-Ready ASICs

Analog Devices • Wilmington (MA)

Vor Ort
USD 116.960 - 160.820
Discretionary bonus
Medical, vision and dental coverage
401k with company match
+1
Digital Design Engineer - ASIC Tapeout & Optimization
Digital Design Engineer - ASIC Tapeout & Optimization

Anysilicon • Pasadena (CA)

Vor Ort
USD 110.000 - 190.000
Senior ASIC Physical Design Engineer: Tapeout & Timing Lead
Senior ASIC Physical Design Engineer: Tapeout & Timing Lead

1010 Analog Devices Inc. • New Jersey

Vor Ort
USD 117.000 - 161.000
Medical, Vision, and Dental coverage
401k plan
Paid vacation and holidays
+1
Senior Digital Design Engineer, SoC RTL & Tapeout
Senior Digital Design Engineer, SoC RTL & Tapeout

Unconventional, Inc. • Mountain View (CA)

Vor Ort
USD 180.000 - 240.000
Health benefits
401k matching
Unlimited PTO
+1