Senior DFT Engineer: End-to-End Silicon Debug (Remote)

Positron Corporation

United States

Remote

USD 200,000 - 300,000

Full time

14 days+
Application generator

Get a reply from this employer — a resume and cover letter tailored to exactly what they’re hiring for.

Get past ATS filters

Benefits offered by this job

Medical, dental, and vision insurance
Remote-first culture with home office
Unlimited PTO
13 paid holidays
401(k) with company matching

Job summary

Positron AI is seeking a Senior DFT Engineer to own end-to-end DFT implementation for a next‑gen AI accelerator. You’ll define micro‑architecture, implement instrumentation, and drive integration with RTL and third‑party IP, from design through first silicon.

You will lead pre‑silicon verification, ATPG strategies, and collaboration with backend, physical design, and firmware teams. Strong RTL, Verilog, and scripting skills are essential.

Qualifications

  • BS, MS, or PhD in Electrical Engineering or Computer Engineering.
  • 8+ years of ASIC development experience with DFT on complex SoCs.
  • Hands-on experience with DFT architectures, ATPG, and memory BIST.
  • Strong RTL design skills using Verilog/SystemVerilog; scripting in Python/Tcl/Perl.

Responsibilities

  • Micro-architect and implement DFT instrumentation, including scan, compression, ATPG, memory BIST, boundary scan, IJTAG, and observability features.
  • Integrate DFT IP into RTL and evaluate third‑party IP; collaborate with backend teams.
  • Work directly in RTL, synthesis, and DFT tool flows.
  • Develop comprehensive DFT verification plans and validate functionality via simulation and gate‑level verification.
  • Drive ATPG strategies and DFx coverage targets before tapeout.
  • Partner with Physical Design to ensure successful physical realization of the DFT architecture; guide scan chain partitioning and test clock architecture.
  • Collaborate across RTL, design verification, physical design, firmware, system software, and silicon validation.

Skills

DFT implementation
RTL design (Verilog/SystemVerilog)
Python scripting
Synthesis & gate‑level verification
ATPG/DFT tooling (Tessent)
Debugging RTL/netlist/silicon

Education

BS/MS/PhD in Electrical/Computer Engineering

Tools

Siemens Tessent DFT solutions

Job description

Positron AI is seeking a Senior DFT Engineer to own end-to-end DFT implementation for a next‑gen AI accelerator. You’ll define micro‑architecture, implement instrumentation, and drive integration with RTL and third‑party IP, from design through first silicon.

You will lead pre‑silicon verification, ATPG strategies, and collaboration with backend, physical design, and firmware teams. Strong RTL, Verilog, and scripting skills are essential.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Senior DFT Engineer - Silicon Bring-up & Debug
Senior DFT Engineer - Silicon Bring-up & Debug

Recruitrite • United States

On-site
USD 110,000 - 190,000
Remote Senior DFT Engineer for High‑Speed CPU AI Chips
Remote Senior DFT Engineer for High‑Speed CPU AI Chips

Tenstorrent • United States

On-site
USD 100,000 - 500,000
Remote work
Competitive compensation
Equal opportunity employer
Senior DFT Architect: ASIC Test & Silicon Debug
Senior DFT Architect: ASIC Test & Silicon Debug

Nokia • San Jose (CA)

On-site
USD 130,000 - 160,000
Senior DFT Architect for High-Performance ASICs (Equity)
Senior DFT Architect for High-Performance ASICs (Equity)

Flux Computing • Austin (TX)

On-site
USD 140,000 - 210,000
Equity & Ownership
Proximity Bonus
Retirement Benefits
Senior ASIC DFT Architect - Lead, Debug (Remote)
Senior ASIC DFT Architect - Lead, Debug (Remote)

Best NanoTech • United States

Remote
USD 170,000 - 210,000
Remote DFT Engineer: High-Speed CPU & SIP Testability
Remote DFT Engineer: High-Speed CPU & SIP Testability

Tenstorrent • United States

Remote
USD 100,000 - 500,000
Senior DFT Architect for AI ASICs (Onsite)
Senior DFT Architect for AI ASICs (Onsite)

Neurophos, Inc. • Austin (TX), Northern (KY)

Hybrid
USD 150,000 - 230,000
100% health plan premiums coverage
Unlimited PTO
401(k) matching
+3
Senior DFT Engineer (SoC/ASIC Testing & ATPG)
Senior DFT Engineer (SoC/ASIC Testing & ATPG)

Prime Hiring Solutions • Santa Clara (CA)

On-site
USD 130,000 - 190,000
Senior DFT Engineer: Scan/ATPG & Post-Silicon Debug
Senior DFT Engineer: Scan/ATPG & Post-Silicon Debug

Mirafra Technologies • San Jose (CA)

On-site
USD 120,000 - 180,000
Senior DFT Engineer - SoC/ASIC Test Architect
Senior DFT Engineer - SoC/ASIC Test Architect

MetAntz • Sunnyvale (CA), Northern (KY)

Hybrid
USD 140,000 - 190,000