Senior DFT Engineer - Silicon Bring-up & Debug

engineeringjobs.net, Inc.

United States

On-site

USD 110,000 - 190,000

Full time

6 days ago
Be an early applicant
Application generator

Don’t send a generic resume — generate a resume and cover letter tailored to this exact role.

Get past ATS filters

Job summary

engineeringjobs.net, Inc. is seeking an experienced Tests and Debug Integration Engineer to design and implement DFT/DFD tech for cutting-edge APU and GPU products. You will deploy test and debug solutions to local end-users, train teams, and ensure projects meet schedule, quality, and cost targets.

You will develop integration plans, provide ongoing support for RTL and verification flows, and collaborate with Central-DFX to drive improvements and successful silicon bring-up and failure analysis.

Qualifications

  • 3 to 10 years of complex semiconductor design experience.
  • Direct knowledge of the Verilog language, pre-silicon simulators, and waveform debugging tools.
  • Proficiency in debugging both RTL and gate level simulations.
  • Familiarity with design tools: synthesis, logic equivalency and static timing.
  • Experience in semi-conductor technologies including: JTAG/IEEE standards, scan/ATPG, on-chip test pattern compression and at-speed testing using PLL, memory BIST and repair, logic BIST, power-gating, on-chip debug logic, testing of high speed SerDes IO and analog design.
  • Good knowledge of UNIX/Linux and scripting languages (such as: TCL, c-shell, Perl, Ruby or Python scripts) and software writing skills.
  • Exceptional: Knowledge of ATE and digital IC manufacturing test.
  • Exceptional: Solving logic design or timing issues with integration, synthesis and PD teams.

Responsibilities

  • Deploy test-related and debug-related technology to local end-users, including training and hands-on aid during bring-up.
  • Develop and execute integration plans; communicate status.
  • Support local end-users with flow deployment and RTL/verification integration.
  • Collect feedback and suggest improvements to Central-DFX team.
  • Provide bring-up support during first Silicon bring-up, qualification and failure analysis.

Skills

Communication
Independence
Problem solving
Travel

Tools

Verilog
Waveform debugging tools
Synthesis
Static timing

Job description

engineeringjobs.net, Inc. is seeking an experienced Tests and Debug Integration Engineer to design and implement DFT/DFD tech for cutting-edge APU and GPU products. You will deploy test and debug solutions to local end-users, train teams, and ensure projects meet schedule, quality, and cost targets.

You will develop integration plans, provide ongoing support for RTL and verification flows, and collaborate with Central-DFX to drive improvements and successful silicon bring-up and failure analysis.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

DFT Engineer
DFT Engineer

engineeringjobs.net, Inc. • United States

On-site
USD 110,000 - 190,000
SoC DFT/DFD Engineer — Test & Debug Expert
SoC DFT/DFD Engineer — Test & Debug Expert

Advanced Micro Devices, Inc. • Austin (TX)

Hybrid
USD 130,000 - 190,000
AMD benefits at a glance
DFT Engineer
DFT Engineer

Retym, Inc • Austin (TX)

On-site
USD 100,000 - 130,000
Senior DFT Architect: ASIC Test & Silicon Debug
Senior DFT Architect: ASIC Test & Silicon Debug

Nokia • San Jose (CA)

On-site
USD 130,000 - 160,000
Senior Staff DFT & Silicon Verification Architect
Senior Staff DFT & Silicon Verification Architect

AMD • San Jose (CA)

Hybrid
USD 180,000 - 240,000
AMD Benefits at a glance
DFT Engineering Lead for ASIC Test & Debug
DFT Engineering Lead for ASIC Test & Debug

Broadcom Inc. • San Jose (CA)

On-site
USD 144,000 - 230,000
Medical, dental and vision plans
401(K) with company match
Employee Stock Purchase Program (ESPP)
+4
Senior DFT Methodology Engineer: RTL & SoC Architect
Senior DFT Methodology Engineer: RTL & SoC Architect

NVIDIA Gruppe • Santa Clara (CA)

On-site
USD 168,000 - 311,000
Hybrid work model
Equity
Senior DFT Engineer - SoC Test & Bring-Up
Senior DFT Engineer - SoC Test & Bring-Up

MetAntz • San Francisco (CA)

On-site
USD 140,000 - 190,000
Senior DFT & Silicon Validation Engineer
Senior DFT & Silicon Validation Engineer

NVIDIA Gruppe • Santa Clara (CA)

On-site
USD 168,000 - 311,000
Equity
Benefits package
Senior DFT Engineer: SoC/ASIC Test Architect
Senior DFT Engineer: SoC/ASIC Test Architect

QFocus Technologies LLC • Sunnyvale (CA), Northern (KY)

Hybrid
USD 140,000 - 210,000