Senior DFT Engineer (SoC/ASIC Testing & ATPG)

Prime Hiring Solutions

Santa Clara (CA)

On-site

USD 130,000 - 190,000

Full time

2 days ago
Be an early applicant
Application generator

A complete application in a minute — tailored resume and cover letter, ready to send.

Get past ATS filters

Job summary

Prime Hiring Solutions is seeking an experienced DFT Engineer to join our semiconductor engineering team in Santa Clara, CA. The role focuses on designing and validating DFT architectures for SoC/ASICs, generating ATPG patterns, and implementing scan-based testing methodologies.

The ideal candidate has 5+ years in DFT/ATPG, with MBIST and memory test experience, and strong RTL and EDA tool proficiency. Collaboration across design, verification, and test teams is essential in a fast-paced

Qualifications

  • 5+ years of hands-on DFT and ATPG experience for SoC/ASIC designs.
  • Strong understanding of DFT fundamentals: controllability, observability, scan testing.
  • Proven ATPG pattern generation, analysis, and debugging experience.

Responsibilities

  • Develop and support DFT architectures for SoC/ASIC designs.
  • Generate, analyze, and debug ATPG test patterns.
  • Implement and validate scan-based testing methodologies.
  • Work on MBIST architectures, memory testing, and diagnostics.
  • Support IO Test methodologies for interface and pin-level validation.
  • Perform clock DFT implementation and verification.
  • Review RTL and digital design fundamentals related to DFT.
  • Use industry-standard DFT and ATPG EDA tools.
  • Troubleshoot complex test issues and support high-performance semiconductor programs.
  • Collaborate with design, verification, and test teams to meet project requirements.

Skills

DFT
ATPG
MBIST
Memory test
RTL fundamentals

Job description

Prime Hiring Solutions is seeking an experienced DFT Engineer to join our semiconductor engineering team in Santa Clara, CA. The role focuses on designing and validating DFT architectures for SoC/ASICs, generating ATPG patterns, and implementing scan-based testing methodologies.

The ideal candidate has 5+ years in DFT/ATPG, with MBIST and memory test experience, and strong RTL and EDA tool proficiency. Collaboration across design, verification, and test teams is essential in a fast-paced

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Senior DFT & ATPG Engineer for SoC/ASIC
Senior DFT & ATPG Engineer for SoC/ASIC

Talent on Staffing • California (MO)

On-site
USD 120,000 - 180,000
DFT Engineers
DFT Engineers

Prime Hiring Solutions • Santa Clara (CA)

On-site
USD 130,000 - 190,000
Senior DFT Engineer: SoC/ASIC Test & ATPG Expert
Senior DFT Engineer: SoC/ASIC Test & ATPG Expert

Sira Consulting, an Inc 5000 company • Santa Clara (CA)

On-site
USD 120,000 - 210,000
Senior DFT & ATPG Engineer for SoC/ASIC
Senior DFT & ATPG Engineer for SoC/ASIC

Apetan Consulting LLC • Santa Clara (CA)

On-site
USD 120,000 - 180,000
Senior DFT Engineer - SoC/ASIC Test Architect
Senior DFT Engineer - SoC/ASIC Test Architect

MetAntz • Sunnyvale (CA), Northern (KY)

Hybrid
USD 140,000 - 190,000
Senior DFT Engineer
Senior DFT Engineer

MetAntz • Sunnyvale (CA), Northern (KY)

Hybrid
USD 140,000 - 190,000
DFT Engineer
DFT Engineer

MatchPoint • San Francisco (CA)

On-site
USD 120,000 - 180,000
DFT Engineer - SoC/ASIC Test & Validation
DFT Engineer - SoC/ASIC Test & Validation

MatchPoint • San Francisco (CA)

On-site
USD 120,000 - 180,000
DFT Engineer
DFT Engineer

Sira Consulting, an Inc 5000 company • Santa Clara (CA)

On-site
USD 120,000 - 210,000
Senior DFT Engineer
Senior DFT Engineer

MetAntz • San Francisco (CA)

On-site
USD 140,000 - 190,000