Senior DFT/DFM Logic Engineer – ASIC Tape-out Expert

Intel Corporation

Phoenix (AZ)

Hybrid

USD 142,000 - 269,000

Full time

14 days+

A complete application in a minute

Tailored resume and cover letter, ready to send.

Get past ATS filters

Benefits offered by this job

Stock bonuses
Health insurance
Retirement benefits

Job summary

Intel Corporation's Foundry Services group in the United States seeks a Senior DFT Logic Design Engineer to advance DFT/DFM insertion, ATPG validation, and tape-out readiness for advanced CMOS processes. You will collaborate with internal and external design teams, AI/EDA vendors, and validation groups to deliver robust DFT flows.

Join a team that drives high-quality silicon in aerospace, defense, and government applications, developing training materials and documenting methodologies for

Qualifications

  • US Citizenship and ability to obtain a US security clearance.
  • Bachelor's degree in Electrical/Computer Engineering or related STEM field.
  • 3+ years on CMOS processes (16nm and below).
  • 3+ years implementing ASIC DFT/DFM insertion at block and SOC level.
  • 4+ years scripting in Python/Perl/Tcl or shell.

Responsibilities

  • Collaborate with internal and external teams on issue resolution.
  • Create content, notes and deliver technical trainings/presentations.
  • Drive DFT/DFM/ATPG validation for ASIC and SOC flows.
  • Support tools/flow methodology for successful customer tape-outs.

Skills

Python/Perl/Tcl/Shell scripting

Education

Bachelor's degree in Electrical / Computer Engineering, Computer Science, or STEM field
Postgraduate degree in Electrical / Computer Engineering, Computer Science, or related field

Tools

MBIST
LBIST
SCAN
JTAG

Job description

Intel Corporation's Foundry Services group in the United States seeks a Senior DFT Logic Design Engineer to advance DFT/DFM insertion, ATPG validation, and tape-out readiness for advanced CMOS processes. You will collaborate with internal and external design teams, AI/EDA vendors, and validation groups to deliver robust DFT flows.

Join a team that drives high-quality silicon in aerospace, defense, and government applications, developing training materials and documenting methodologies for

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Senior DFT/ATPG Logic Design Engineer — Hybrid
Senior DFT/ATPG Logic Design Engineer — Hybrid

Intel • Santa Clara (CA)

Hybrid
USD 142,000 - 269,000
Stock bonuses
Health benefits
Vacation
+1
Senior DFT Logic Design Engineer — Hybrid ASIC Lead
Senior DFT Logic Design Engineer — Hybrid ASIC Lead

Intel • Phoenix (AZ)

Hybrid
USD 142,000 - 269,000
Cutting-edge DFT tech
Direct customer engagement
Professional DFT/DFX training
Senior DFT/DFM ASIC Engineer - ATPG & Customer Tech Lead
Senior DFT/DFM ASIC Engineer - ATPG & Customer Tech Lead

Intel Corporation • Chandler (AZ)

Hybrid
USD 142,000 - 269,000
Competitive compensation
Stock bonuses
Health benefits
+1
Senior DFT & ASIC Logic Design Engineer - Hybrid
Senior DFT & ASIC Logic Design Engineer - Hybrid

Intel • Hillsboro (OR)

Hybrid
USD 142,000 - 269,000
Hybrid work model
Competitive compensation
Stock bonuses
+2
Lead DFT Architect for SoCs | Tapeout Expert
Lead DFT Architect for SoCs | Tapeout Expert

Synopsys, Inc. • Austin (TX)

Hybrid
USD 180,000 - 240,000
Senior DFT Architect for SoCs - Tapeout to Production
Senior DFT Architect for SoCs - Tapeout to Production

Synopsys Inc • Austin (TX)

On-site
USD 180,000 - 240,000
Senior DFT Engineer for SoC/ASIC Tapeouts & MBIST
Senior DFT Engineer for SoC/ASIC Tapeouts & MBIST

MosChip Technologies Limited • Santa Clara (CA)

On-site
USD 140,000 - 190,000
Senior DFT Engineer - SoC Test & Automation Expert
Senior DFT Engineer - SoC Test & Automation Expert

MIPS Holding Inc • Richardson (TX)

On-site
USD 106,000 - 184,000
No set perks listed
Senior DFT Engineer - ASIC/SoC Test & Yield Excellence
Senior DFT Engineer - ASIC/SoC Test & Yield Excellence

The Consensus • San Jose (CA)

On-site
USD 180,000 - 240,000
Medical, dental, and vision packages
Housing subsidy for office proximity
Relocation support for San Jose
+3
Senior DFT & ATPG Engineer for SoC/ASIC
Senior DFT & ATPG Engineer for SoC/ASIC

Talent on Staffing • California (MO)

On-site
USD 120,000 - 180,000