Senior DFT Engineer - SoC Test & Automation Expert

MIPS Holding Inc

Richardson (TX)

On-site

USD 106,000 - 184,000

Full time

14 days+
Application generator

Don’t send a generic resume — generate a resume and cover letter tailored to this exact role.

Get past ATS filters

Benefits offered by this job

No set perks listed

Job summary

GlobalFoundries seeks a DFT Engineer to design and deploy advanced Design-for-Test solutions for semiconductor development. You will lead ATPG, MBIST, LBIST, and scan insertion while optimizing test patterns for speed and yield.

You will integrate DFT into RTL and physical design with cross-functional teams, and develop automation scripts in Python, Perl, and TCL for validation and analysis. Collaborative, results-driven environment.

Qualifications

  • 4+ years of hands-on DFT experience on SoCs including ATPG, MBIST, LBIST and scan-based testing.
  • Proficiency with EDA tools for DFT insertion and pattern generation.
  • Experience with scripting for flow automation and data analysis.

Responsibilities

  • Design and deploy DFT architectures including ATPG, MBIST, LBIST, and scan insertion.
  • Develop test pattern generation and optimization to reduce test time and maximize yield.
  • Integrate DFT requirements into RTL and physical design with cross-functional teams.
  • Develop automation scripts (Python, Perl, TCL) for test creation and validation.
  • Analyze silicon bring-up and production data to drive improvements and root-cause debugging.
  • Document DFT implementations, test results, and reuse IP for team knowledge sharing.

Skills

Python
Perl
TCL
Flow automation
Data analysis
Debugging
Communication
Analytical skills

Education

Bachelor’s or Master’s in EE/CE

Tools

ATPG
MBIST
LBIST
Scan-based testing
Synopsys TestMAX
Cadence Modus
Mentor Tessent

Job description

GlobalFoundries seeks a DFT Engineer to design and deploy advanced Design-for-Test solutions for semiconductor development. You will lead ATPG, MBIST, LBIST, and scan insertion while optimizing test patterns for speed and yield.

You will integrate DFT into RTL and physical design with cross-functional teams, and develop automation scripts in Python, Perl, and TCL for validation and analysis. Collaborative, results-driven environment.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Senior DFT Engineer: SoC/ASIC Test Architect
Senior DFT Engineer: SoC/ASIC Test Architect

QFocus Technologies LLC • Sunnyvale (CA), Northern (KY)

Hybrid
USD 140,000 - 210,000
Senior DFT & ATPG Engineer for SoC/ASIC
Senior DFT & ATPG Engineer for SoC/ASIC

Talent on Staffing • California (MO)

On-site
USD 120,000 - 180,000
DFT Engineer
DFT Engineer

MIPS Holding Inc • Richardson (TX)

On-site
USD 106,000 - 184,000
No set perks listed
Lead DFT & ATPG Engineer for SoC/ASIC
Lead DFT & ATPG Engineer for SoC/ASIC

AllianceIT Inc • Santa Clara (CA)

On-site
USD 130,000 - 170,000
Senior DFT Architect: Test Strategy & Bring-Up
Senior DFT Architect: Test Strategy & Bring-Up

TYLsemi • United States

Remote
USD 150,000 - 210,000
DFT Engineer
DFT Engineer

MatchPoint • San Francisco (CA)

On-site
USD 120,000 - 180,000
Senior DFT Engineer - ASIC/SoC Test & Yield Excellence
Senior DFT Engineer - ASIC/SoC Test & Yield Excellence

The Consensus • San Jose (CA)

On-site
USD 180,000 - 240,000
Medical, dental, and vision packages
Housing subsidy for office proximity
Relocation support for San Jose
+3
Senior DFT Engineer - SoC Test & Bring-Up
Senior DFT Engineer - SoC Test & Bring-Up

MetAntz • San Francisco (CA)

On-site
USD 140,000 - 190,000
Senior DFT Engineer - SoC/ASIC Test & Flow Expert
Senior DFT Engineer - SoC/ASIC Test & Flow Expert

Quest Global • Santa Clara (CA)

On-site
USD 140,000 - 190,000
Senior DFT Engineer for SoC/ASIC ATPG & MBIST
Senior DFT Engineer for SoC/ASIC ATPG & MBIST

Sira Consulting, an Inc 5000 company • California (MO)

On-site
USD 120,000 - 180,000