Senior DFT Architect - Multi-Chip SoC

Eridu Corporation

Saratoga (CA)

In loco

USD 195.000 - 250.000

Tempo pieno

14 giorni+

Una candidatura completa in un minuto

Curriculum e lettera di presentazione personalizzati, pronti da inviare.

Supera i filtri ATS

Descrizione del lavoro

Eridu, a Silicon Valley hardware startup, seeks an experienced engineer to define the DFT architecture for a multi-chip SOC, covering test design, SDC constraints, and ATPG. You will work with RTL and gate-level simulations and oversee high-coverage scan techniques, including LBIST and streaming.

Expertise with Mentor/Synopsys test tools is preferred. Based in Saratoga, CA, the role offers a base salary in the range of 195,000–250,000 USD per year, with compensation determined by skills and

Competenze

  • Master’s or Bachelor’s in EE with 15+ years of experience.
  • Experience with DFT, Synthesis CAD tools, RTL/Gate level simulation.
  • Deep sub-micron 7nm or below; EMIB knowledge a plus.

Mansioni

  • Define the DFT architecture of a multi-chip SOC including test design functions (Scan, BIST, Memory Repair, BSD).
  • Proficiency in synthesis design constraints (SDC).
  • Prior experience with Serializers/Deserializers and ATPG generation.
  • Proficiency in Mentor/Synopsys Test Tools; synthesis expertise.
  • Define and implement OCC; exposure to LBIST and streaming techniques.
  • Fluent in RTL and gate-level simulation; ensure high coverage for scan tests.

Conoscenze

DFT design
Synthesis CAD tools
RTL/Gate-level simulation
Verilog/SystemVerilog
Scripting (Unix/Perl/Python/TCL)
EMIB architectures knowledge
Problem solving
Team collaboration

Formazione

EE degree (MS or BS)

Strumenti

Mentor Graphics
Synopsys Test Tools
Synthesis CAD tools

Descrizione del lavoro

Eridu, a Silicon Valley hardware startup, seeks an experienced engineer to define the DFT architecture for a multi-chip SOC, covering test design, SDC constraints, and ATPG. You will work with RTL and gate-level simulations and oversee high-coverage scan techniques, including LBIST and streaming.

Expertise with Mentor/Synopsys test tools is preferred. Based in Saratoga, CA, the role offers a base salary in the range of 195,000–250,000 USD per year, with compensation determined by skills and

Ottieni la revisione del curriculum gratis e riservata.

o trascina qui il file.

Similar jobs

Offerte di lavoro simili che vale la pena confrontare

Remote Senior DFT Engineer: SoC Test Architecture Lead
Remote Senior DFT Engineer: SoC Test Architecture Lead

Encore Semi Llc • Raleigh (NC)

Remoto
USD 135.000 - 150.000
15 days PTO per year
10 paid holidays per year
Medical benefits: 80% premiums
+6
Senior DFT Architect for AI ASICs
Senior DFT Architect for AI ASICs

Etched.ai • San Jose (CA)

In loco
USD 180.000 - 250.000
Medical, dental, and vision packages
$500 per month credit for waiving med
Housing subsidy of $2k per month
+3
Senior DFT Engineer - Remote SoC Test Architect
Senior DFT Engineer - Remote SoC Test Architect

Encore Semi Llc • Rochester (MN)

Remoto
USD 135.000 - 150.000
15 days PTO per year
10 paid holidays per year
Medical benefits 80% premiums
Senior DFT Engineer - SoC/ASIC Test Architect
Senior DFT Engineer - SoC/ASIC Test Architect

MetAntz • Sunnyvale (CA)

Ibrido
USD 140.000 - 190.000
Senior DFT Lead for ASIC/SoC Testing & Debug
Senior DFT Lead for ASIC/SoC Testing & Debug

Etched.ai • San Jose (CA)

In loco
USD 180.000 - 250.000
Medical Benefits
Housing Subsidy
Relocation Support
+3
Senior DFT Engineer - Remote SoC Test Architect
Senior DFT Engineer - Remote SoC Test Architect

Encore Semi Llc • Fort Collins (CO)

Remoto
USD 135.000 - 150.000
15 days PTO per year
10 paid holidays per year
Medical benefits 80% covered
+4
Senior DFT Engineer - SoC/ASIC Test Architect
Senior DFT Engineer - SoC/ASIC Test Architect

MetAntz • San Francisco (CA)

In loco
USD 150.000 - 190.000
Senior DFT Engineer – SoC Test Architect & Post-Silicon Lead
Senior DFT Engineer – SoC Test Architect & Post-Silicon Lead

QFocus Technologies LLC • Sunnyvale (CA)

Ibrido
USD 140.000 - 200.000
Senior DFT Architect for SoC Test & Yield
Senior DFT Architect for SoC Test & Yield

Broadcom • San Jose (CA)

In loco
USD 144.000 - 230.000
Senior DFT Architect: Lead Advanced SoC Test & Methodology
Senior DFT Architect: Lead Advanced SoC Test & Methodology

Synopsys, Inc. • Sunnyvale (CA)

In loco
USD 200.000 - 270.000