Senior DFT Architect - Multi-Chip SoC

Eridu Corporation

Saratoga (CA)

On-site

USD 195,000 - 250,000

Full time

14 days+
Application generator

A complete application in a minute — tailored resume and cover letter, ready to send.

Get past ATS filters

Job summary

Eridu, a Silicon Valley hardware startup, seeks an experienced engineer to define the DFT architecture for a multi-chip SOC, covering test design, SDC constraints, and ATPG. You will work with RTL and gate-level simulations and oversee high-coverage scan techniques, including LBIST and streaming.

Expertise with Mentor/Synopsys test tools is preferred. Based in Saratoga, CA, the role offers a base salary in the range of 195,000–250,000 USD per year, with compensation determined by skills and

Qualifications

  • Master’s or Bachelor’s in EE with 15+ years of experience.
  • Experience with DFT, Synthesis CAD tools, RTL/Gate level simulation.
  • Deep sub-micron 7nm or below; EMIB knowledge a plus.

Responsibilities

  • Define the DFT architecture of a multi-chip SOC including test design functions (Scan, BIST, Memory Repair, BSD).
  • Proficiency in synthesis design constraints (SDC).
  • Prior experience with Serializers/Deserializers and ATPG generation.
  • Proficiency in Mentor/Synopsys Test Tools; synthesis expertise.
  • Define and implement OCC; exposure to LBIST and streaming techniques.
  • Fluent in RTL and gate-level simulation; ensure high coverage for scan tests.

Skills

DFT design
Synthesis CAD tools
RTL/Gate-level simulation
Verilog/SystemVerilog
Scripting (Unix/Perl/Python/TCL)
EMIB architectures knowledge
Problem solving
Team collaboration

Education

EE degree (MS or BS)

Tools

Mentor Graphics
Synopsys Test Tools
Synthesis CAD tools

Job description

Eridu, a Silicon Valley hardware startup, seeks an experienced engineer to define the DFT architecture for a multi-chip SOC, covering test design, SDC constraints, and ATPG. You will work with RTL and gate-level simulations and oversee high-coverage scan techniques, including LBIST and streaming.

Expertise with Mentor/Synopsys test tools is preferred. Based in Saratoga, CA, the role offers a base salary in the range of 195,000–250,000 USD per year, with compensation determined by skills and

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Senior DFT Architect - Multi-Chip SOC
Senior DFT Architect - Multi-Chip SOC

Eridu Corp. • Saratoga (CA)

On-site
USD 195,000 - 250,000
DFT Architect for Multi-Chip AI SOCs
DFT Architect for Multi-Chip AI SOCs

Eridu • Saratoga (CA)

On-site
USD 195,000 - 250,000
Senior DFT Engineer — Onsite Bay Area Contract
Senior DFT Engineer — Onsite Bay Area Contract

MosChip Technologies • Santa Clara (CA)

On-site
USD 124,000 - 179,000
Senior DFT Architect for High-Performance SoCs
Senior DFT Architect for High-Performance SoCs

QFocus Technologies • Sunnyvale (CA)

On-site
USD 140,000 - 190,000
DFT Engineer
DFT Engineer

Eridu • Saratoga (CA)

On-site
USD 195,000 - 250,000
Senior DFT Architect - Lead Test Strategy for AI/SoC
Senior DFT Architect - Lead Test Strategy for AI/SoC

TylSemi, Inc. • San Jose (CA)

On-site
USD 238,000 - 286,000
Senior DFT Engineer
Senior DFT Engineer

E-Space • Saratoga (CA)

On-site
USD 120,000 - 220,000
Senior DFT Engineer – Networking SoCs, On-Site
Senior DFT Engineer – Networking SoCs, On-Site

Arrow Components • Mountain View (CA)

On-site
USD 101,000 - 123,000
Medical, Dental, Vision Insurance
401k with matching
Short-/Long-Term Disability Insurance
+4
DFT Engineer
DFT Engineer

Eridu Corporation • Saratoga (CA)

On-site
USD 195,000 - 250,000
Senior DFT Engineer | California (Onsite)
Senior DFT Engineer | California (Onsite)

MosChip Technologies Limited • Santa Clara (CA)

On-site
USD 140,000 - 190,000