Senior DFT Architect for SoC Test & Yield

Broadcom

San Jose (CA)

On-site

USD 144,000 - 230,000

Full time

8 hours ago
Be an early applicant

Get a reply from this employer

Your resume and cover letter, tailored to exactly what they’re hiring for.

Get past ATS filters

Job summary

Broadcom's San Jose Development Center seeks a Principal DFT Engineer to lead DFT programs from chip-level specification through implementation and verification, delivering products to production. You will work across DFT architecture, test insertion, pattern generation, coverage improvement, and post-silicon debug, collaborating with Physical Design & STA teams and external customers.

The role requires strong scripting in TCL/Perl/Ruby/Python, C++, and extensive experience with DFT, ATPG,

Qualifications

  • Bachelor's in Electrical/Electronic/Computer Engineering with 12+ years of industry experience or Master’s with 10+ years of experience.

Responsibilities

  • Understanding Broadcom & customer DFT feature requirements and defining DFT specifications for the ASIC.
  • Implementing DFT including Scan, MBIST, TAP, LBIST, IO, SerDes integration.
  • Working with STA and DI Engineers for test closure.
  • Generating, verifying and debugging test vectors before tape release.
  • Debugging and validating vectors on ATE during silicon bring-up.
  • Interfacing with customers, PD and test teams globally.
  • Innovating new DFT solutions for 7nm and beyond.
  • Automating DFT and test vector generation flows.

Skills

DFT background
ATPG
Scan Insertion
Verilog
Memory BIST
IEEE 1149.1/1149.6
Debug and root cause analysis
Cross-functional collaboration
Scripting: TCL/ PERL/ PYTHON
C++

Education

Bachelor's or Master's in Electrical/Electronic/Computer Engineering

Tools

TCL
PERL
RUBY
PYTHON
C++

Job description

Broadcom's San Jose Development Center seeks a Principal DFT Engineer to lead DFT programs from chip-level specification through implementation and verification, delivering products to production. You will work across DFT architecture, test insertion, pattern generation, coverage improvement, and post-silicon debug, collaborating with Physical Design & STA teams and external customers.

The role requires strong scripting in TCL/Perl/Ruby/Python, C++, and extensive experience with DFT, ATPG,

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

DFT Engineering Lead for ASIC Test & Debug
DFT Engineering Lead for ASIC Test & Debug

Broadcom Inc. • San Jose (CA)

On-site
USD 144,000 - 230,000
Medical, dental and vision plans
401(K) with company match
Employee Stock Purchase Program (ESPP)
+4
Senior DFT Engineer — Post-Silicon Yield & Debug
Senior DFT Engineer — Post-Silicon Yield & Debug

Broadcom Inc. • San Jose (CA)

On-site
USD 122,000 - 195,000
Medical, dental and vision plans
401(k) with company matching
Employee Stock Purchase Program (ESPP)
Senior DFT Engineer - SoC/ASIC Test Architect
Senior DFT Engineer - SoC/ASIC Test Architect

MetAntz • Sunnyvale (CA)

Hybrid
USD 140,000 - 190,000
Lead DFT Engineer — ASIC Test, Debug & Equity Eligible
Lead DFT Engineer — ASIC Test, Debug & Equity Eligible

Broadcom, Inc. • San Jose (CA)

On-site
USD 144,000 - 230,000
Discretionary annual bonus
Equity grants
Medical, dental and vision plans
+2
Senior DFT Engineer - SoC Test & Bring-Up
Senior DFT Engineer - SoC Test & Bring-Up

MetAntz • San Francisco (CA)

On-site
USD 140,000 - 190,000
Senior DFT Engineer – SoC Test Architect & Post-Silicon Lead
Senior DFT Engineer – SoC Test Architect & Post-Silicon Lead

QFocus Technologies LLC • Sunnyvale (CA)

Hybrid
USD 140,000 - 200,000
Senior DFT Engineer for SoC/ASIC Testing
Senior DFT Engineer for SoC/ASIC Testing

Avinyaa Technologies, LLC. • Sunnyvale (CA)

On-site
USD 83,000 - 90,000
Senior DFT/ATPG Engineer - SoC & Memory
Senior DFT/ATPG Engineer - SoC & Memory

Katalyst-Healthcares- • Santa Clara (CA)

On-site
USD 140,000 - 220,000
DFT Architect — SoC/FPGA Test & Yield Optimizer
DFT Architect — SoC/FPGA Test & Yield Optimizer

AMD • San Jose (CA)

On-site
USD 180,000 - 240,000
Senior DFT Architect for SoCs - Tapeout to Production
Senior DFT Architect for SoCs - Tapeout to Production

Synopsys Inc • Austin (TX)

On-site
USD 180,000 - 240,000