Senior DFT Architect for Silicon ASICs

United States Digital Space LLC

Irvine (CA)

On-site

USD 200,000 - 285,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Benefits offered by this job

Comprehensive medical coverage
401(k) retirement plan
Paid parental leave
Stock options
Employee Stock Purchase Plan

Job summary

United States Digital Space LLC in Irvine, California is seeking a Principal DFT Engineer to develop ASICs for deployment in space and ground infrastructures. In this role, you will lead cross-disciplinary teams in implementing and optimizing DFT architectures, ensuring high performance and reliability for cutting-edge technologies.

The ideal candidate will have a Bachelor’s degree in electrical engineering, at least 10 years of experience with ASICs, and a deep understanding of scan insertion and DFT methodologies. The position offers competitive compensation and comprehensive benefits.

Qualifications

  • Bachelor’s degree in electrical engineering, computer engineering or computer science.
  • 10+ years of experience working with ASICs.
  • 10+ years of experience in scan insertion and DFT setup, integration and validation.

Responsibilities

  • Lead implementation and optimization of DFT architectures.
  • Own ATPG tools and methodologies.
  • Responsible for evaluating design readiness for scan insertion.
  • Integration and verification of DFT fabrics and IP.
  • Run and debug non‑timing and SDF annotated gate level simulations.
  • Develop test scripts and automate processes.

Job description

United States Digital Space LLC in Irvine, California is seeking a Principal DFT Engineer to develop ASICs for deployment in space and ground infrastructures. In this role, you will lead cross-disciplinary teams in implementing and optimizing DFT architectures, ensuring high performance and reliability for cutting-edge technologies.

The ideal candidate will have a Bachelor’s degree in electrical engineering, at least 10 years of experience with ASICs, and a deep understanding of scan insertion and DFT methodologies. The position offers competitive compensation and comprehensive benefits.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Senior DFT Architect for Space ASICs
Senior DFT Architect for Space ASICs

United States Digital Space LLC • Palo Alto (CA)

On-site
USD 220,000 - 355,000
Stock options
Employee Stock Purchase Plan
Medical, vision, dental
+9
Senior DFT Architect for Space ASICs
Senior DFT Architect for Space ASICs

United States Digital Space LLC • Austin (CA)

On-site
USD 180,000 - 240,000
Senior ASIC DFT Engineer for Space-Grade SoCs
Senior ASIC DFT Engineer for Space-Grade SoCs

United States Digital Space LLC • Austin (CA)

On-site
USD 165,000 - 260,000
Stock options
401(k)
Medical, vision, dental
+3
Space-Grade ASIC DFT Engineer
Space-Grade ASIC DFT Engineer

United States Digital Space LLC • Austin (TX)

On-site
USD 90,000 - 130,000
Lead DFT Architect for Silicon ASICs
Lead DFT Architect for Silicon ASICs

United States Digital Space LLC • Austin (TX)

On-site
USD 120,000 - 160,000
Senior ASIC DFT Engineer - Silicon & Post-Silicon Bring-Up
Senior ASIC DFT Engineer - Silicon & Post-Silicon Bring-Up

Latent AI • Sunnyvale (CA)

On-site
USD 135,000 - 160,000
Comprehensive medical, vision, and dental coverage
401(k) retirement plan
Paid parental leave
+2
Senior DFT Architect - Silicon ASICs
Senior DFT Architect - Silicon ASICs

SpaceX • Sunnyvale (CA)

On-site
USD 210,000 - 280,000
Comprehensive medical, vision, and dental coverage
401(k) retirement plan
Paid parental leave
+2
Senior Silicon ASIC DFT Architect
Senior Silicon ASIC DFT Architect

Latent AI • Irvine (CA)

On-site
USD 125,000 - 175,000
Comprehensive medical, vision, and dental coverage
401(k) retirement plan
Discretionary bonuses
+2
Senior DFT Architect – Silicon ASICs
Senior DFT Architect – Silicon ASICs

SPACE EXPLORATION TECHNOLOGIES CORP • Palo Alto (CA)

On-site
USD 220,000 - 355,000
Stock options
401(k)
Paid parental leave
+1
Senior ASIC DFT Engineer - Post-Silicon Debug & Test
Senior ASIC DFT Engineer - Post-Silicon Debug & Test

SPACE EXPLORATION TECHNOLOGIES CORP • Irvine (CA)

On-site
USD 125,000 - 150,000
Employee Stock Purchase Plan
Medical, vision, and dental coverage
401(k) retirement plan
+2