Senior ASIC DFT Engineer - Silicon & Post-Silicon Bring-Up

Latent AI

Sunnyvale (CA)

On-site

USD 135,000 - 160,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Benefits offered by this job

Comprehensive medical, vision, and dental coverage
401(k) retirement plan
Paid parental leave
3 weeks of paid vacation
Discretionary bonuses

Job summary

SpaceX is seeking a motivated Sr. ASIC DFT Engineer for their team in Sunnyvale, California. The engineer will work on developing next-generation ASICs for deployment in space and ground infrastructures. Responsibilities include optimizing DFT architectures and collaborating with cross-functional teams.

Qualified candidates must hold a bachelor’s degree in a relevant field and have over 5 years of experience in DFT engineering. This position offers a competitive salary and comprehensive benefits.

Qualifications

  • 5+ years of experience in DFT engineering, post-silicon validation, and/or production testing.
  • Hands-on with silicon debug, failure analysis, and yield optimization.
  • Experience collaborating with cross-functional teams.

Responsibilities

  • Implement and optimize DFT architectures using Siemens Tessent tools.
  • Set up and run ATPG tools for fault models.
  • Develop test scripts and automate processes.

Skills

Semiconductor Design For Test (DFT) engineering
Post-silicon validation
Production testing
Programming (Perl, Python, Tcl, C++)
Problem-solving skills
Communication skills

Education

Bachelor’s degree in electrical engineering, computer engineering, or physics
Master’s or PhD in related engineering field

Tools

Siemens Tessent tools
Automated Test Equipment (ATE)

Job description

SpaceX is seeking a motivated Sr. ASIC DFT Engineer for their team in Sunnyvale, California. The engineer will work on developing next-generation ASICs for deployment in space and ground infrastructures. Responsibilities include optimizing DFT architectures and collaborating with cross-functional teams.

Qualified candidates must hold a bachelor’s degree in a relevant field and have over 5 years of experience in DFT engineering. This position offers a competitive salary and comprehensive benefits.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Senior ASIC DFT Engineer, Silicon Bringup & Test
Senior ASIC DFT Engineer, Silicon Bringup & Test

SpaceX • Sunnyvale (CA)

On-site
USD 135,000 - 160,000
Comprehensive medical, vision, and dental coverage
401(k) retirement plan
Paid vacation and holidays
+1
Senior DFT Architect for Space-Grade Silicon
Senior DFT Architect for Space-Grade Silicon

SpaceX • Austin (TX)

On-site
USD 120,000 - 150,000
Principal DFT Engineer — Silicon ASICs
Principal DFT Engineer — Silicon ASICs

SpaceX • Irvine (CA)

On-site
USD 200,000 - 285,000
Comprehensive medical, vision, and dental coverage
401(k) retirement plan
Paid vacation and holidays
+1
Senior DFT Architect – Silicon ASICs
Senior DFT Architect – Silicon ASICs

SPACE EXPLORATION TECHNOLOGIES CORP • Palo Alto (CA)

On-site
USD 220,000 - 355,000
Stock options
401(k)
Paid parental leave
+1
ASIC/SOC DFT Engineer — Space-Grade Silicon for Starlink
ASIC/SOC DFT Engineer — Space-Grade Silicon for Starlink

SPACE EXPLORATION TECHNOLOGIES CORP • Austin (TX)

On-site
USD 120,000 - 160,000
Senior ASIC DFT Engineer (Silicon) – High-Impact Tech
Senior ASIC DFT Engineer (Silicon) – High-Impact Tech

Latent AI • Austin (TX)

On-site
USD 100,000 - 130,000
Lead DFT Architect for Silicon ASICs
Lead DFT Architect for Silicon ASICs

SpaceX • Palo Alto (CA)

On-site
USD 220,000 - 355,000
Stock options
Medical, vision, and dental coverage
401(k) retirement plan
+3
Senior ASIC DFT Engineer for Space-Grade SoCs
Senior ASIC DFT Engineer for Space-Grade SoCs

United States Digital Space LLC • Austin (CA)

On-site
USD 165,000 - 260,000
Stock options
401(k)
Medical, vision, dental
+3
ASIC/SOC DFT Engineer for Next-Gen Connectivity
ASIC/SOC DFT Engineer for Next-Gen Connectivity

Spacex • Palo Alto (CA)

On-site
USD 135,000 - 210,000
Medical, Vision & Dental
401(k) retirement plan
Paid vacation (3 weeks)
+4
Senior DFT Architect for Silicon ASICs
Senior DFT Architect for Silicon ASICs

United States Digital Space LLC • Irvine (CA)

On-site
USD 200,000 - 285,000
Comprehensive medical coverage
401(k) retirement plan
Paid parental leave
+2