Senior ASIC DFT Engineer - Post-Silicon Debug & Test

SPACE EXPLORATION TECHNOLOGIES CORP

Irvine (CA)

On-site

USD 125,000 - 150,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Benefits offered by this job

Employee Stock Purchase Plan
Medical, vision, and dental coverage
401(k) retirement plan
3 weeks of paid vacation
Paid parental leave

Job summary

SPACE EXPLORATION TECHNOLOGIES CORP in California, Irvine, is hiring for a DFT Engineer. The role involves optimizing DFT architectures, integrating DFT IPs, and running ATPG tools to ensure effective testing of semiconductor designs.

Qualified candidates should possess a Bachelor's in electrical engineering or related fields, combined with significant experience in the semiconductor industry. The position comes with competitive compensation and comprehensive benefits.

Qualifications

  • 5+ years of experience in semiconductor Design For Test (DFT) engineering, post-silicon validation, and/or production testing.
  • Master’s or PhD in electrical engineering, computer engineering, physics, or related engineering field preferred.
  • Extensive experience in post-silicon bring-up, silicon debug, and yield optimization.

Responsibilities

  • Implement and optimize DFT architectures, including scan insertion and logic BIST.
  • Integration and verification of Design for Test (DFT) IPs and fabrics within Subsystems.
  • Set up and run Automatic Test Pattern Generation (ATPG) tools.

Skills

Semiconductor Design For Test (DFT)
Post-silicon validation
Production testing
Programming (Perl, Python, Tcl, C++)
Problem-solving skills
Communication skills

Education

Bachelor’s degree in electrical engineering, computer engineering, or physics

Tools

Siemens Tessent tools
Automated Test Equipment (ATE)

Job description

SPACE EXPLORATION TECHNOLOGIES CORP in California, Irvine, is hiring for a DFT Engineer. The role involves optimizing DFT architectures, integrating DFT IPs, and running ATPG tools to ensure effective testing of semiconductor designs.

Qualified candidates should possess a Bachelor's in electrical engineering or related fields, combined with significant experience in the semiconductor industry. The position comes with competitive compensation and comprehensive benefits.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Senior DFT Architect for Silicon ASICs
Senior DFT Architect for Silicon ASICs

United States Digital Space LLC • Irvine (CA)

On-site
USD 200,000 - 285,000
Comprehensive medical coverage
401(k) retirement plan
Paid parental leave
+2
Senior ASIC DFT Engineer - Silicon & Post-Silicon Bring-Up
Senior ASIC DFT Engineer - Silicon & Post-Silicon Bring-Up

Latent AI • Sunnyvale (CA)

On-site
USD 135,000 - 160,000
Comprehensive medical, vision, and dental coverage
401(k) retirement plan
Paid parental leave
+2
Senior ASIC DFT Engineer for Space-Grade SoCs
Senior ASIC DFT Engineer for Space-Grade SoCs

United States Digital Space LLC • Austin (CA)

On-site
USD 165,000 - 260,000
Stock options
401(k)
Medical, vision, dental
+3
ASIC DFT Engineer
ASIC DFT Engineer

Cisco Systems, Inc. • San Jose (CA)

On-site
USD 120,000 - 150,000
Senior ASIC DFT Engineer – Test & Silicon Innovation
Senior ASIC DFT Engineer – Test & Silicon Innovation

Jobtailor • California (MO)

On-site
USD 130,000 - 190,000
Senior ASIC DFT Architect & Debug Leader
Senior ASIC DFT Architect & Debug Leader

ITMC Systems, Inc • San Jose (CA)

On-site
USD 130,000 - 160,000
Senior DFT Architect: ASIC Test & Silicon Debug
Senior DFT Architect: ASIC Test & Silicon Debug

Nokia • San Jose (CA)

On-site
USD 130,000 - 160,000
DFT Engineers
DFT Engineers

H R PUNDITS INC • Santa Clara (CA)

On-site
USD 100,000 - 130,000
Senior DFT Architect for Space ASICs
Senior DFT Architect for Space ASICs

United States Digital Space LLC • Palo Alto (CA)

On-site
USD 220,000 - 355,000
Stock options
Employee Stock Purchase Plan
Medical, vision, dental
+9
Senior Silicon ASIC DFT Architect
Senior Silicon ASIC DFT Architect

Latent AI • Irvine (CA)

On-site
USD 125,000 - 175,000
Comprehensive medical, vision, and dental coverage
401(k) retirement plan
Discretionary bonuses
+2