Senior ASIC Test Architect & DFT Innovator

Hewlett Packard Enterprise Development LP

Sunnyvale (CA)

On-site

USD 150,000 - 200,000

Full time

14 days+
Application generator

Don’t send a generic resume — generate a resume and cover letter tailored to this exact role.

Get past ATS filters

Job summary

Hewlett Packard Enterprise Development LP in Sunnyvale, CA is looking for a seasoned engineer to develop test strategies and DFT solutions for ASICs and 2.5D SiPs. The ideal candidate will have over 15 years of experience, focusing on innovative designs with strong collaboration skills. This role requires expertise in ASIC testability and DFT techniques including various testing strategies to ensure successful product launches. Join a dynamic team that drives technology innovation and fosters business transformation.

Qualifications

  • Expertise in DFT techniques, including MBIST, JTAG, scan/ATPG.
  • Proven history of solving ASIC testability issues.
  • Experience working with component engineers.

Responsibilities

  • Develop test strategy and DFT solutions for ASICs.
  • Collaborate with design teams to enable DFT features.
  • Engage in test standard working groups.

Skills

DFT techniques
ASIC design
Communication
Collaboration
Program management

Education

Minimum 15 years experience in testability and DFT

Job description

Hewlett Packard Enterprise Development LP in Sunnyvale, CA is looking for a seasoned engineer to develop test strategies and DFT solutions for ASICs and 2.5D SiPs. The ideal candidate will have over 15 years of experience, focusing on innovative designs with strong collaboration skills. This role requires expertise in ASIC testability and DFT techniques including various testing strategies to ensure successful product launches. Join a dynamic team that drives technology innovation and fosters business transformation.
Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Senior ASIC Test & DFT Architect (Hybrid)
Senior ASIC Test & DFT Architect (Hybrid)

Zerto • California (MO)

Hybrid
USD 154,000 - 310,000
Principal ASIC Test Architect - Hybrid (2 days in office)
Principal ASIC Test Architect - Hybrid (2 days in office)

Hewlett Packard Enterprise • Houston (TX)

Hybrid
USD 135,000 - 311,000
Senior DFT Engineer for ASIC/SoC Test & Validation
Senior DFT Engineer for ASIC/SoC Test & Validation

Etched • San Jose (CA)

On-site
USD 160,000 - 230,000
Medical, dental, and vision insurance
Housing subsidy of $2k/month
Relocation support
+2
Senior DFT Architect: ASIC Test & Silicon Debug
Senior DFT Architect: ASIC Test & Silicon Debug

Nokia • San Jose (CA)

On-site
USD 130,000 - 160,000
Lead ASIC DFT Architect - Testability & Post-Silicon Expert
Lead ASIC DFT Architect - Testability & Post-Silicon Expert

itD Tech • Carlsbad (CA), Allentown

Hybrid
USD 140,000 - 200,000
ASIC DFT Engineer
ASIC DFT Engineer

Cisco Systems, Inc. • San Jose (CA)

On-site
USD 120,000 - 150,000
Senior ASIC DFT Engineer - Post-Silicon Debug & Test
Senior ASIC DFT Engineer - Post-Silicon Debug & Test

SPACE EXPLORATION TECHNOLOGIES CORP • Irvine (CA)

On-site
USD 125,000 - 150,000
Employee Stock Purchase Plan
Medical, vision, and dental coverage
401(k) retirement plan
+2
Lead ASIC DFT Architect
Lead ASIC DFT Architect

Accord Technologies Inc • San Jose (CA)

On-site
USD 130,000 - 170,000
Senior CPU DFT Engineer - ASIC Test & Debug (DFT/ATPG)
Senior CPU DFT Engineer - ASIC Test & Debug (DFT/ATPG)

Qualcomm • Santa Clara (CA)

On-site
USD 142,200 - 213,400
Competitive annual discretionary bonus
Annual RSU grants
Comprehensive benefits package
Senior ASIC Design Architect & Systems Leader
Senior ASIC Design Architect & Systems Leader

Zerto • Westford (MA)

On-site
Confidential