Senior ASIC Post-Silicon DFT Lead

Cisco

Austin (TX)

On-site

USD 178,000 - 257,000

Full time

3 days ago
Be an early applicant

Get a reply from this employer

Your resume and cover letter, tailored to exactly what they’re hiring for.

Get past ATS filters

Job summary

Cisco's Silicon One team is seeking a Senior ASIC Post-Silicon DFT Lead to guide post-silicon bring-up to production. You will collaborate with Reliability, Board, package, and test teams to define DFT requirements early in design and help craft next-generation networking chips.

You will lead the post-silicon validation effort across engineering disciplines and drive process improvements to scale from bring-up to high-volume production, shaping Cisco's AI-era silicon strategy.

Qualifications

  • Bachelor's or Master's in Electrical or Computer Engineering with at least 12 years of experience.
  • Experience in post-silicon validation, hardware bring-up, yield/reliability learnings, ramp acceleration, FA efficiency, and production scalability.
  • Experience with DFT and post-silicon validation from bring-up to high-volume production.
  • Experience with gate-level simulation (VCS) and other simulators.
  • Post-silicon validation and debug; ability to work with ATE patterns, P1687.

Responsibilities

  • Lead post-silicon bring-up to production roadmap and drive DFT requirements early in the design cycle.
  • Collaborate with post-silicon product engineering, Reliability, Board, package, functional test and system teams.
  • Craft next generation networking chips and drive post-silicon processes through production.

Skills

Post-silicon validation
Hardware bring-up
DFT collaboration
Gate level simulation

Education

Electrical or Computer Engineering (Bachelors/Master's)

Tools

Verilog
DFT CAD tools
STA (Timing Analysis)

Job description

Cisco's Silicon One team is seeking a Senior ASIC Post-Silicon DFT Lead to guide post-silicon bring-up to production. You will collaborate with Reliability, Board, package, and test teams to define DFT requirements early in design and help craft next-generation networking chips.

You will lead the post-silicon validation effort across engineering disciplines and drive process improvements to scale from bring-up to high-volume production, shaping Cisco's AI-era silicon strategy.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Senior ASIC Post-Silicon DFT Lead
Senior ASIC Post-Silicon DFT Lead

Cisco • San Jose (CA)

On-site
USD 178,000 - 257,000
Senior Post-Silicon DFT Lead for ASICs
Senior Post-Silicon DFT Lead for ASICs

020 Cisco Systems, Inc. • Austin (TX)

On-site
USD 178,000 - 257,000
Senior ASIC Post-Silicon DFT Lead
Senior ASIC Post-Silicon DFT Lead

Cisco Systems, Inc • Austin (TX)

On-site
USD 178,000 - 257,000
ASIC DFT Engineer – Test & Post‑Silicon Validation
ASIC DFT Engineer – Test & Post‑Silicon Validation

Cisco • San Jose (CA)

On-site
USD 155,000 - 223,000
Senior DFT Verification Lead — AI-Ready ASICs
Senior DFT Verification Lead — AI-Ready ASICs

020 Cisco Systems, Inc. • San Jose (CA)

Hybrid
USD 187,000 - 268,000
ASIC DFT Engineer – Next-Gen Networking Chips
ASIC DFT Engineer – Next-Gen Networking Chips

Cisco Systems, Inc • San Jose (CA)

On-site
USD 155,000 - 223,000
Medical, Dental, Vision Insurance
401(k) Matching
Paid Parental Leave
+2
Senior ASIC DFT Architect & AI-Driven Validation Leader
Senior ASIC DFT Architect & AI-Driven Validation Leader

Cisco Systems, Inc. • San Jose (CA)

On-site
USD 187,000 - 308,000
Lead ASIC DFT & DV Engineer
Lead ASIC DFT & DV Engineer

Cisco Systems, Inc. • San Jose (CA)

Hybrid
USD 187,000 - 268,000
401(k) matching
Health insurance
Paid time off
Senior ASIC DFT & DV Engineer (Hybrid)
Senior ASIC DFT & DV Engineer (Hybrid)

Cisco Systems, Inc • San Jose (CA)

Hybrid
USD 168,000 - 245,000
Lead ASIC Test & Silicon Operations Engineer
Lead ASIC Test & Silicon Operations Engineer

020 Cisco Systems, Inc. • San Jose (CA)

Hybrid
USD 187,000 - 268,000
Medical, dental, vision benefits
401(k) with company matching
Paid parental leave
+1