Senior ASIC Packaging Engineer - NPI & Risk

Qualcomm

San Diego (CA)

On-site

USD 129,000 - 191,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Job summary

Qualcomm Technologies, Inc. in San Diego, CA, is seeking a packaging engineering professional to independently plan and perform risk analysis, characterization, and mitigation for new electronic packages.

You will collaborate with internal design teams and external suppliers to ensure readiness for volume production and lead cross-functional risk assessment throughout development. The role involves defining design rules, executing process setup and risk mitigation, and authoring technical

Qualifications

  • Master's degree in Electrical Engineering, Computer Engineering, Computer Science or related degree field.

Responsibilities

  • Plan, perform the moderately-defined responsibility for new product development risk analysis, characterization and mitigation for electronic packages, working with internal design and engineering teams and external suppliers to ensure manufacturing readiness for volume production.
  • Define product design rules and execute manufacturing process setup and risk mitigation based on technical risk assessment and empirical evaluation of IC package manufacturability and reliability.
  • Contribute to and lead cross-functional coordination and risk assessment of new products.
  • Author reports, presentations and documentation related to supplier support of Qualcomm product and internal evaluation of technical, schedule and cost-based development risks; contribute to customer bring-up and issue management/resolution; participate in design reviews and project meetings.

Education

Master's degree in Electrical Engineering, Computer Engineering, Computer Science or related degree field

Job description

Qualcomm Technologies, Inc. in San Diego, CA, is seeking a packaging engineering professional to independently plan and perform risk analysis, characterization, and mitigation for new electronic packages.

You will collaborate with internal design teams and external suppliers to ensure readiness for volume production and lead cross-functional risk assessment throughout development. The role involves defining design rules, executing process setup and risk mitigation, and authoring technical

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Senior IC Packaging Engineer — FEA/CPI Specialist
Senior IC Packaging Engineer — FEA/CPI Specialist

Qualcomm • San Diego (CA)

On-site
USD 127,000 - 191,000
Senior IC Packaging Engineer: FEA & CPI Lead
Senior IC Packaging Engineer: FEA & CPI Lead

Socket.dev • San Diego (CA)

On-site
USD 127,000 - 191,000
Annual bonus
RSU grants
Competitive benefits
Senior IC Packaging Engineer: FEA & CPI Specialist
Senior IC Packaging Engineer: FEA & CPI Specialist

Nutanix • San Diego (CA)

On-site
USD 127,000 - 191,000
Senior ASICS Packaging Engineer
Senior ASICS Packaging Engineer

Qualcomm • San Diego (CA)

On-site
USD 129,000 - 191,000
IC Packaging FEA Engineer — Warpage, CPI & Reliability
IC Packaging FEA Engineer — Warpage, CPI & Reliability

Qualcomm • San Diego (CA)

On-site
USD 154,000 - 231,000
Senior Packaging SIPI Engineer & System Lead
Senior Packaging SIPI Engineer & System Lead

Qualcomm • San Diego (CA)

On-site
USD 180,000 - 271,000
Principal Engineer, Signal and Power Integrity
Principal Engineer, Signal and Power Integrity

Qualcomm • San Diego (CA)

On-site
USD 120,000 - 160,000
Staff Package Design Engineer: SoC & SiP Innovation
Staff Package Design Engineer: SoC & SiP Innovation

Qualcomm • Santa Clara (CA)

On-site
USD 154,000 - 253,000
Advanced ASIC Physical Design Engineer
Advanced ASIC Physical Design Engineer

Qualcomm • San Diego (CA), Northern (KY)

Hybrid
USD 123,000 - 250,000
Senior Package SI/PI Engineer — DDR & Memory Interfaces
Senior Package SI/PI Engineer — DDR & Memory Interfaces

Socket.dev • San Diego (CA)

On-site
USD 202,000 - 302,000