Senior ASIC DFT Tech Lead – Post-Silicon Validation

Cisco Systems, Inc.

San Jose (CA)

Hybrid

USD 214,000 - 356,000

Full time

45 hours ago
Be an early applicant
Application generator

An application made for this job — a tailored resume and cover letter that speak straight to the posting.

Get past ATS filters

Benefits offered by this job

Benefits package
Annual bonus

Job summary

Cisco Systems, Inc. in San Jose, CA seeks an ASIC Technical Lead focused on Design-for-Test. You will collaborate with Front-end RTL and backend physical design teams to drive DFT requirements early in the design cycle and lead the post-silicon validation efforts for next-generation networking chips.

Ideal candidate has 12+ years in ASIC/DFT, with experience in JTAG, BIST, ATPG, and EDA tools like TestMax, Tetramax, Tessent, and PrimeTime. Strong debugging skills with VCS are essential.

Qualifications

  • Bachelor's or Master's degree in Electrical or Computer Engineering.
  • 12+ years of experience.
  • Post-silicon debug experience from first silicon to production.
  • Experience with JTAG, Scan and BIST architectures including memory BIST and boundary scan.
  • Experience with ATPG and EDA tools such as TestMax, Tetramax, Tessent, PrimeTime.
  • Gate level simulation and debugging with VCS or similar.

Responsibilities

  • Lead DFT and quality processes across Implementation flow and post-silicon validation.
  • Collaborate with Front-end RTL and backend physical design teams to drive DFT requirements.
  • Contribute to design and integration of next generation networking chips.
  • Provide guidance on DFT architecture, test patterns, and timing checks.

Skills

RTL design
DFT
JTAG
ATPG
VCS debugging

Education

Bachelors or Masters in EE/CE

Tools

TestMax
Tetramax
Tessent
PrimeTime

Job description

Cisco Systems, Inc. in San Jose, CA seeks an ASIC Technical Lead focused on Design-for-Test. You will collaborate with Front-end RTL and backend physical design teams to drive DFT requirements early in the design cycle and lead the post-silicon validation efforts for next-generation networking chips.

Ideal candidate has 12+ years in ASIC/DFT, with experience in JTAG, BIST, ATPG, and EDA tools like TestMax, Tetramax, Tessent, and PrimeTime. Strong debugging skills with VCS are essential.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Lead ASIC DFT Architect - Testability & Post-Silicon Expert
Lead ASIC DFT Architect - Testability & Post-Silicon Expert

itD Tech • Carlsbad (CA), Allentown

Hybrid
USD 140,000 - 200,000
ASIC DFT Engineer
ASIC DFT Engineer

Cisco Systems, Inc. • San Jose (CA)

On-site
USD 120,000 - 150,000
Innovative ASIC DFT Engineer - Design for Test
Innovative ASIC DFT Engineer - Design for Test

Cisco Systems, Inc. • San Jose (CA)

On-site
USD 120,000 - 190,000
Health insurance
401(k) matching
Paid parental leave
+2
Senior ASIC DFT Lead - Test & Post-Silicon Debug
Senior ASIC DFT Lead - Test & Post-Silicon Debug

Links Technology Solutions, Inc. • Carlsbad (CA)

Hybrid
USD 110,000 - 124,000
Health insurance
Life insurance
Vision insurance
+2
Lead ASIC DFT Engineer
Lead ASIC DFT Engineer

Accord Technologies Inc • San Jose (CA)

On-site
USD 130,000 - 170,000
Lead ASIC DFT engineer.
Lead ASIC DFT engineer.

Accord Technologies Inc • San Jose (CA)

On-site
USD 150,000 - 180,000
Senior ASIC DFT Lead & Architect — Mentor & Testability
Senior ASIC DFT Lead & Architect — Mentor & Testability

Tap Growth ai • California (MD)

On-site
USD 180,000 - 280,000
Senior ASIC DFT Architect & Debug Leader
Senior ASIC DFT Architect & Debug Leader

ITMC Systems, Inc • San Jose (CA)

On-site
USD 130,000 - 160,000
ASIC DFT Engineer II - Design-for-Test Innovator
ASIC DFT Engineer II - Design-for-Test Innovator

Cisco • San Jose (CA)

On-site
USD 140,000 - 190,000
DFT Engineering Lead for ASIC Test & Debug
DFT Engineering Lead for ASIC Test & Debug

Broadcom Inc. • San Jose (CA)

On-site
USD 144,000 - 230,000
Medical, dental and vision plans
401(K) with company match
Employee Stock Purchase Program (ESPP)
+4