Senior ASIC Design Engineer – ML & Network Acceleration

Meta

Boise (ID)

On-site

USD 178,000 - 250,000

Full time

10 days ago

A complete application in a minute

Tailored resume and cover letter, ready to send.

Get past ATS filters

Benefits offered by this job

Bonus
Equity
Benefits

Job summary

Meta is hiring ASIC Design Engineers within our Infrastructure organization to build cutting edge ASICs in fields such as machine learning, video transcoding and network acceleration.

Minimum qualifications include a Bachelor's degree in a relevant field and 8+ years in micro-architecture/RTL development or SoC integration, with RTL using Verilog/SystemVerilog and HLS. Public compensation ranges from $178,000 to $250,000 per year, plus bonus, equity and benefits.

Qualifications

  • Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience.
  • 8+ years of experience in micro-architecture and RTL development for complex control and data path IPs OR experience in SoC micro-architecture, design and integration.
  • RTL development using Verilog, SystemVerilog and HLS.

Responsibilities

  • Architecture exploration for ASIC designs.
  • Micro-architectural development of RTL components.
  • Identification and integration of soft and hard IP with verification/test planning.
  • Collaboration with the implementation team to meet timing and power targets.

Skills

Architecture exploration
Micro-architecture development
IP integration
Verification collaboration
Timing and power optimization

Education

Bachelor's degree in Computer Science or Computer Engineering
Master’s or PhD in Electrical Engineering or CS (preferred)

Tools

Verilog
SystemVerilog
HLS

Job description

Meta is hiring ASIC Design Engineers within our Infrastructure organization to build cutting edge ASICs in fields such as machine learning, video transcoding and network acceleration.

Minimum qualifications include a Bachelor's degree in a relevant field and 8+ years in micro-architecture/RTL development or SoC integration, with RTL using Verilog/SystemVerilog and HLS. Public compensation ranges from $178,000 to $250,000 per year, plus bonus, equity and benefits.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Senior ASIC Design Engineer — ML & Network Acceleration
Senior ASIC Design Engineer — ML & Network Acceleration

Meta • Salt Lake City (UT)

On-site
USD 178,000 - 250,000
Senior ASIC Design Engineer - ML/Video Acceleration, Equity
Senior ASIC Design Engineer - ML/Video Acceleration, Equity

Meta • Austin (TX)

On-site
USD 178,000 - 250,000
Bonus
Equity
Benefits
Senior ASIC Design Engineer — ML/Video & Network Accel
Senior ASIC Design Engineer — ML/Video & Network Accel

Meta • Honolulu (HI)

On-site
USD 178,000 - 250,000
Bonus
Equity
Benefits
Senior ASIC Design Engineer for ML & Networking
Senior ASIC Design Engineer for ML & Networking

Meta • Salem (OR)

On-site
USD 178,000 - 250,000
Senior ASIC Design Engineer for ML & Networking IPs
Senior ASIC Design Engineer for ML & Networking IPs

Meta • Juneau (AK)

On-site
USD 178,000 - 250,000
Senior ASIC Design Engineer - ML/Video/Network IPs, Equity
Senior ASIC Design Engineer - ML/Video/Network IPs, Equity

Meta • Helena (MT)

On-site
USD 178,000 - 250,000
Equity
Benefits
Senior ASIC Architect for ML/Video & Network IP
Senior ASIC Architect for ML/Video & Network IP

Meta • City of Albany (NY)

On-site
USD 178,000 - 250,000
Equity
Senior ASIC Architect for ML, Video & Network Accel
Senior ASIC Architect for ML, Video & Network Accel

Meta • Cheyenne (WY)

On-site
USD 178,000 - 250,000
ASIC Design Engineer – ML/Video & Network Acceleration
ASIC Design Engineer – ML/Video & Network Acceleration

Meta • Austin (TX)

On-site
USD 140,000 - 220,000
ASIC Engineer, Design (University Grad)
ASIC Engineer, Design (University Grad)

Meta • Austin (TX)

On-site
USD 140,000 - 220,000