Senior ASIC Design Engineer - Micro-Architecture & IP

Meta Careers

Sunnyvale, Northern (CA, KY)

Hybrid

USD 180,000 - 240,000

Full time

9 days ago
Application generator

Stand out for this role — generate a tailored resume and cover letter in about a minute.

Get past ATS filters

Job summary

Meta in Sunnyvale, CA is hiring ASIC Design Engineers to build cutting-edge chips for ML, video transcoding, and network acceleration. You will own architecture exploration, micro-architecture development, and IP identification and integration with verification and emulation teams.

You will collaborate with implementation to meet timing and power targets, work with Synthesis, Timing Closure, and Formal Verification methodologies, and contribute to a world-class hardware team in a fast-paced

Qualifications

  • Bachelor's degree in Computer Science, Computer Engineering, relevant technical field, or equivalent practical experience.
  • 8+ years of experience in micro-architecture and RTL development for complex control and data path IPs OR Experience in SoC Micro-architecture, Design and Integration.
  • RTL development using Verilog, SystemVerilog and HLS.

Responsibilities

  • Architecture exploration.
  • Micro-architecture development for complex IPs.
  • Soft and hard IP identification, selection and integration.
  • Collaborate with verification and emulation teams in test plan development and debug.
  • Collaborate with implementation team to close the design on timing and power.

Skills

Architecture exploration
Micro-architecture development
IP identification
IP selection
IP integration
Test plan development
Collaboration

Education

Bachelor's degree in CS/CE or equivalent

Tools

Verilog
SystemVerilog
HLS

Job description

Meta in Sunnyvale, CA is hiring ASIC Design Engineers to build cutting-edge chips for ML, video transcoding, and network acceleration. You will own architecture exploration, micro-architecture development, and IP identification and integration with verification and emulation teams.

You will collaborate with implementation to meet timing and power targets, work with Synthesis, Timing Closure, and Formal Verification methodologies, and contribute to a world-class hardware team in a fast-paced

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Senior ASIC Design Engineer - ML/Video Acceleration, Equity
Senior ASIC Design Engineer - ML/Video Acceleration, Equity

Meta • Austin (TX)

On-site
USD 178,000 - 250,000
Bonus
Equity
Benefits
Silicon Engineer: ML/Video Acceleration ASIC Design
Silicon Engineer: ML/Video Acceleration ASIC Design

Meta • Sunnyvale (CA)

On-site
USD 114,000 - 172,000
Bonus
Equity
Benefits
ASIC Engineer, Design
ASIC Engineer, Design

Meta Careers • Sunnyvale (CA), Northern (KY)

Hybrid
USD 180,000 - 240,000
Senior ASIC Design Engineer – SoC, RTL & IP Acceleration
Senior ASIC Design Engineer – SoC, RTL & IP Acceleration

Meta • Sunnyvale (CA)

On-site
USD 146,000 - 209,000
Bonus
Equity
Benefits
Senior ASIC Design Engineer AI Networking & SoC
Senior ASIC Design Engineer AI Networking & SoC

Advanced Micro Devices • Santa Clara (CA)

On-site
USD 180,000 - 240,000
Benefits at a glance
Senior ASIC/SoC Micro-Architect & RTL Designer (Hybrid)
Senior ASIC/SoC Micro-Architect & RTL Designer (Hybrid)

Platform Recruitment • San Francisco (CA)

Hybrid
USD 160,000 - 600,000
Equity
Generous PTO
Medical/Dental/Vision
+4
ASIC Performance Architect & Modeling Engineer
ASIC Performance Architect & Modeling Engineer

Meta Careers • Sunnyvale (CA), Northern (KY)

Hybrid
USD 180,000 - 240,000
Senior ASIC Design Engineer — GPUs & SoCs for AI
Senior ASIC Design Engineer — GPUs & SoCs for AI

Anysilicon • Santa Clara (CA)

Hybrid
USD 180,000 - 260,000
Senior ASIC Design Engineer
Senior ASIC Design Engineer

Themesoft Inc. • Mountain View (CA)

Hybrid
USD 180,000 - 230,000
ASIC Engineer, Design
ASIC Engineer, Design

Meta • Sunnyvale (CA)

On-site
USD 146,000 - 209,000
Bonus
Equity
Benefits