Senior ASIC Back-End & Physical Layout Engineer

Johns Hopkins Applied Physics Laboratory

Laurel (MD)

On-site

USD 105,000 - 290,000

Full time

14 days+
Application generator

An application made for this job — a tailored resume and cover letter that speak straight to the posting.

Get past ATS filters

Benefits offered by this job

Education assistance
Retirement contributions
Paid time off
Medical, dental, and vision insurance
Life and disability insurance
Flexible spending accounts
Training and development programs

Job summary

Johns Hopkins Applied Physics Laboratory seeks an experienced Senior Physical Design ASIC Engineer to advance miniature systems for various applications. In this role, you'll manage the digital back-end flow from synthesis to layout and perform essential physical verification.

The successful candidate will have at least 6 years of ASIC design experience, familiarity with Cadence tools, and the ability to obtain a security clearance. Enjoy a generous benefits package and a healthy work/life balance.

Qualifications

  • At least 6 years of experience performing back-end ASIC design.
  • Ability to obtain an Interim Secret level security clearance.
  • Proficiency with Cadence ASIC design tools for back-end flow implementation.

Responsibilities

  • Manage digital back-end flow from synthesis to top-level layout.
  • Perform physical verification, including DRC, DRC+, MCD, and LVS.
  • Debug and address back-end related RTL and gate-level issues.

Skills

Cadence ASIC design tools
Siemens Calibre physical verification tools
Back-end ASIC design
Custom physical layout in Cadence Virtuoso

Education

Associate’s degree in a technical field

Job description

Johns Hopkins Applied Physics Laboratory seeks an experienced Senior Physical Design ASIC Engineer to advance miniature systems for various applications. In this role, you'll manage the digital back-end flow from synthesis to layout and perform essential physical verification.

The successful candidate will have at least 6 years of ASIC design experience, familiarity with Cadence tools, and the ability to obtain a security clearance. Enjoy a generous benefits package and a healthy work/life balance.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Senior ASIC Physical Design Engineer
Senior ASIC Physical Design Engineer

Johns Hopkins Applied Physics Laboratory • Laurel (MD)

On-site
USD 105,000 - 290,000
Education assistance
Retirement contributions
Paid time off
+4
Senior ASIC Physical Design Engineer – Top-Level
Senior ASIC Physical Design Engineer – Top-Level

Amazon Web Services (AWS) • Cupertino (CA)

On-site
USD 183,000 - 248,000
Senior ASIC Physical Verification Engineer
Senior ASIC Physical Verification Engineer

Amazon Web Services (AWS) • Austin (TX)

On-site
USD 159,000 - 215,000
Senior Space ASIC Physical Design Engineer
Senior Space ASIC Physical Design Engineer

Blue Origin • San Francisco (CA)

On-site
USD 197,000 - 277,000
Medical, dental, and vision insurance
Paid parental leave
401(k) company match
+1
Senior Digital ASIC Engineer — High-Performance, Low-Power
Senior Digital ASIC Engineer — High-Performance, Low-Power

Inuplands • Cambridge (MA)

On-site
USD 82,000 - 220,000
Senior ASIC Digital Design & Verification Lead
Senior ASIC Digital Design & Verification Lead

Synopsys, Inc. • Austin (TX)

On-site
USD 160,000 - 230,000
Senior Digital ASIC Designer – High‑Performance Hardware
Senior Digital ASIC Designer – High‑Performance Hardware

Draper • Boston (MA)

On-site
USD 82,000 - 220,000
Workplace flexibility
Discounts to local museums and culture
Senior SoC/ASIC Physical Design Engineer
Senior SoC/ASIC Physical Design Engineer

Sigmaways Inc • Irvine (CA)

On-site
USD 150,000 - 190,000
Senior ASIC Physical Design Engineer - San Jose, CA (100% Onsite) - FTE Permanent role - AS
Senior ASIC Physical Design Engineer - San Jose, CA (100% Onsite) - FTE Permanent role - AS

Central Business Solutions, Inc • San Jose (CA)

On-site
USD 150,000 - 190,000
Senior ASIC Physical Design Engineer – Space-Grade RF/SWaP
Senior ASIC Physical Design Engineer – Space-Grade RF/SWaP

InvestedintheMission • San Francisco (CA)

On-site
USD 197,000 - 277,000
Relocation provided
Travel up to 10% of time
On-site work in multiple locations