Memory PHY Design Engineer (RTL & FW)

TPI Global Solutions

Boxborough (MA)

Presencial

USD 120.000 - 180.000

Jornada completa

hace 45 horas
Sé de los primeros/as/es en solicitar esta vacante

Consigue una respuesta de este empleador

Tu currículum y tu carta de presentación, adaptados exactamente a lo que buscan contratar.

Supera los filtros ATS

Descripción de la vacante

TPI Global Solutions in Boxborough, MA is seeking a Design Engineer to drive RTL and firmware development for high-speed LPDDR, DDR memory IP. The role involves defining, designing and implementing IO designs and collaborating across RTL, firmware, analog, and architecture teams to deliver industry-leading memory interfaces.

You will work on clocking architectures, timing closure, and verification using simulation tools, with demand for strong English communication and ability to mentor

Formación

  • Bachelors or Masters degree in computer engineering/Electrical Engineering.

Responsabilidades

  • RTL design for memory I/O.
  • PHY Digital Architecture development from pathfinding to physical implementation.
  • PHY link layer design, implementation & verification with Analog and System architect.
  • PHY Analog/Digital co-design.
  • Digital design and RTL coding.
  • Timing Synthesis & Drive Physical implementation.
  • Collaborate with architects, hardware engineers, and firmware engineers to understand the new features to be verified.
  • Build the unit tests.
  • Debug design failures to determine the root cause; work with DV and firmware engineers to resolve design defects and correct any test issues.

Conocimientos

Verilog
SystemVerilog
C
C++
Python/TCL scripting

Educación

Bachelor's or Master’s in Electrical/Computer Engineering

Herramientas

Simulation tools
Synthesis tools

Descripción del empleo

TPI Global Solutions in Boxborough, MA is seeking a Design Engineer to drive RTL and firmware development for high-speed LPDDR, DDR memory IP. The role involves defining, designing and implementing IO designs and collaborating across RTL, firmware, analog, and architecture teams to deliver industry-leading memory interfaces.

You will work on clocking architectures, timing closure, and verification using simulation tools, with demand for strong English communication and ability to mentor

Consigue la evaluación confidencial y gratuita de tu currículum.

o arrastra y suelta tu archivo aquí

Similar jobs

Puestos de trabajo similares que vale la pena comparar

RTL Design Engineer for Memory I/O level-2
RTL Design Engineer for Memory I/O level-2

LanceSoft, Inc. • Boxborough (MA)

Presencial
USD 120.000 - 190.000
Hardware Design Engineer
Hardware Design Engineer

TPI Global Solutions • Boxborough (MA)

Presencial
USD 120.000 - 180.000
Memory I/O RTL Design Engineer (DDR/LPDDR)
Memory I/O RTL Design Engineer (DDR/LPDDR)

LanceSoft, Inc. • Boxborough (MA)

Presencial
USD 120.000 - 190.000
Memory PHY RTL Design Engineer – DDR/LPDDR Expert (Hybrid)
Memory PHY RTL Design Engineer – DDR/LPDDR Expert (Hybrid)

Dexian • Massachusetts

Híbrido
USD 96.000 - 152.000
Memory Firmware Engineer
Memory Firmware Engineer

TekWissen ® • Austin (TX)

Presencial
USD 110.000 - 140.000
ASIC RTL Design Engineer - Memory PHY (Hybrid, MA)
ASIC RTL Design Engineer - Memory PHY (Hybrid, MA)

Dexian • Maynard (MA)

Híbrido
USD 120.000 - 190.000
Senior High-Speed Analog/Mixed-Signal Designer (DDR/IP)
Senior High-Speed Analog/Mixed-Signal Designer (DDR/IP)

Monolithic Power Systems Inc. • San Jose (CA)

Presencial
USD 180.000 - 240.000
Head of Analog & LPDDR PHY Design (High-Speed)
Head of Analog & LPDDR PHY Design (High-Speed)

AMD • Santa Clara (CA)

Presencial
USD 180.000 - 240.000
Senior Analog & LPDDR PHY Design Manager
Senior Analog & LPDDR PHY Design Manager

Advanced Micro Devices, Inc. • Santa Clara (CA)

Presencial
USD 180.000 - 240.000
AMD benefits at a glance
Senior RTL Design Engineer - DDR/LPDDR Memory Controller
Senior RTL Design Engineer - DDR/LPDDR Memory Controller

AMD • Austin (TX)

Presencial
USD 120.000 - 160.000