Impactful Timing ASIC Engineer for SoC

RiseMe

Sunnyvale (TX)

On-site

USD 114,000 - 172,000

Full time

2 days ago
Be an early applicant
Application generator

An application made for this job — a tailored resume and cover letter that speak straight to the posting.

Get past ATS filters

Benefits offered by this job

Bonus
Equity
Benefits

Job summary

Meta's Infrastructure Silicon team seeks an ASIC Implementation Engineer specializing in timing to drive static timing analysis and timing closure across complex SoCs for data center applications.

You will develop SDC constraints, perform sign-off timing, and guide placement, routing, and clock tree synthesis to meet targets.

2+ years ASIC timing experience, PrimeTime and SystemVerilog proficiency, plus scripting (Python/Tcl/Perl). Based in Sunnyvale, CA.

Qualifications

  • Bachelor's degree in CS/CE or equivalent required.
  • 2+ years of ASIC implementation experience with timing analysis.
  • Experience with SDC timing constraints and sign-off tools.

Responsibilities

  • Develop and maintain SDC timing constraints for complex SoCs.
  • Perform static timing analysis to resolve setup/hold violations.
  • Drive timing closure with physical design on placement, routing, and clock tree synthesis.
  • Analyze timing paths across clock domains and propose RTL or physical optimizations.
  • Generate timing reports for sign-off across corners including on-chip variation.
  • Develop timing exception methodologies with design and verification teams.
  • Create timing automation scripts to improve efficiency.

Skills

Static timing analysis
Timing closure
Python scripting
Tcl scripting
Perl scripting
SystemVerilog
PrimeTime
Clock domain crossing

Education

Bachelor's degree in Computer Science/Engineering or related

Tools

PrimeTime
RTL SystemVerilog

Job description

Meta's Infrastructure Silicon team seeks an ASIC Implementation Engineer specializing in timing to drive static timing analysis and timing closure across complex SoCs for data center applications.

You will develop SDC constraints, perform sign-off timing, and guide placement, routing, and clock tree synthesis to meet targets.

2+ years ASIC timing experience, PrimeTime and SystemVerilog proficiency, plus scripting (Python/Tcl/Perl). Based in Sunnyvale, CA.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Timing-Driven ASIC Implementation Engineer
Timing-Driven ASIC Implementation Engineer

Meta Careers • Austin (TX)

On-site
USD 114,000 - 172,000
ASIC Engineer, Implementation - Timing
ASIC Engineer, Implementation - Timing

RiseMe • Sunnyvale (TX)

On-site
USD 114,000 - 172,000
Bonus
Equity
Benefits
ASIC Timing Closure Engineer (SoC)
ASIC Timing Closure Engineer (SoC)

Apple • Cupertino (CA)

On-site
USD 149,000 - 195,000
ASIC Engineer, Implementation - Timing
ASIC Engineer, Implementation - Timing

Meta Careers • Austin (TX)

On-site
USD 114,000 - 172,000
Synthesis & Timing Closure Engineer for ASIC
Synthesis & Timing Closure Engineer for ASIC

LanceSoft, Inc. • San Jose (CA)

On-site
USD 120,000 - 150,000
Senior Timing Methodology Lead for FPGA/ASIC
Senior Timing Methodology Lead for FPGA/ASIC

Altera Corporation • San Jose (CA)

Hybrid
USD 187,000 - 270,000
Frontend ASIC Implementation & Static Verification Specialist
Frontend ASIC Implementation & Static Verification Specialist

Meta • Sunnyvale (CA)

On-site
USD 114,000 - 172,000
Senior VLSI/ASIC Design Engineer - Timing & SI Expert
Senior VLSI/ASIC Design Engineer - Timing & SI Expert

Broadcom Inc. • Fort Collins (CO)

On-site
USD 129,000 - 207,000
Medical, dental and vision plans
401(k) with company match
Employee Stock Purchase Program (ESPP)
+1
ASIC STA Engineer: Timing Closure & IP Delivery
ASIC STA Engineer: Timing Closure & IP Delivery

Apple Inc. • Cupertino (CA)

On-site
USD 140,000 - 210,000
ASIC Timing Design & Sign-off Engineer
ASIC Timing Design & Sign-off Engineer

Apple Inc. • Waltham (MA)

On-site
USD 116,400 - 203,000
Employee stock purchase plan
Relocation assistance
Discretionary bonuses