Hybrid Senior ASIC Physical Design Engineer — Timing & Flow

Hewlett Packard Enterprise

Chippewa Falls (WI)

Hybrid

USD 147,000 - 279,000

Full time

15 hours ago
Be an early applicant
Application generator

Stand out for this role — generate a tailored resume and cover letter in about a minute.

Get past ATS filters

Job summary

Hewlett Packard Enterprise is seeking an experienced ASIC Physical Design Engineer to drive design quality, timing closure, and scalable implementation across advanced processes.

You will collaborate with design, DFT, signal integrity, and architecture teams to deliver physically aware designs and improve flows. Hybrid work with about two days in-office enables collaboration and hands-on mentoring.

Qualifications

  • Degree in a technical field such as EE, CE, CS, or Microelectronics.
  • 6–10 years in ASIC/VLSI or semiconductor design with physical design/timing closure.
  • Strong digital logic, circuit design, and architecture knowledge.

Responsibilities

  • Perform static timing analysis for partition and full-chip levels.
  • Create and manage timing constraints and budgets.
  • Drive timing closure for partition and full-chip designs.
  • Analyze timing reports and implement fixes for performance targets.
  • Perform synthesis, netlist checks, and formal verification.
  • Support partitioning, floorplanning, and physical design.
  • Develop ECOs and automation for flows across tools.
  • Collaborate with cross-functional teams and provide mentorship.

Skills

Static timing analysis
Timing closure
Floorplanning
Synthesis
Formal verification
ECO implementation
Chip partitioning
Scripting languages
EDA tools knowledge
English communication

Education

Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, Computer Science, Microelectronics

Tools

Synopsys Fusion Compiler
Design Compiler
PrimeTime
Formality
Cadence RTL Compiler
Genus
LEC

Job description

Hewlett Packard Enterprise is seeking an experienced ASIC Physical Design Engineer to drive design quality, timing closure, and scalable implementation across advanced processes.

You will collaborate with design, DFT, signal integrity, and architecture teams to deliver physically aware designs and improve flows. Hybrid work with about two days in-office enables collaboration and hands-on mentoring.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Senior ASIC PD Engineer (Hybrid) – Timing & Flow Lead
Senior ASIC PD Engineer (Hybrid) – Timing & Flow Lead

HITEC • Northern (KY)

Hybrid
USD 147,000 - 279,000
Hybrid Senior ASIC Physical Design Engineer
Hybrid Senior ASIC Physical Design Engineer

Hewlett Packard Enterprise • Fort Collins (CO)

Hybrid
USD 147,000 - 279,000
Health benefits
Career development programs
Inclusive culture
Hybrid Senior ASIC Physical Design Engineer
Hybrid Senior ASIC Physical Design Engineer

Hewlett Packard Enterprise Development LP • Fort Collins (CO)

Hybrid
USD 147,000 - 279,000
Hybrid Senior ASIC Physical Design Engineer
Hybrid Senior ASIC Physical Design Engineer

Hewlett Packard Enterprise Company • Fort Collins (CO)

Hybrid
USD 147,000 - 279,000
Senior ASIC Design Engineer - Hybrid (2 days in office)
Senior ASIC Design Engineer - Hybrid (2 days in office)

Hewlett Packard Enterprise • Roseville (CA)

Hybrid
USD 159,000 - 321,000
Hybrid Senior ASIC Engineer - High-Speed Networking
Hybrid Senior ASIC Engineer - High-Speed Networking

HITEC • Roseville (CA), Northern (KY)

Hybrid
USD 140,000 - 230,000
Hybrid Senior ASIC Design Engineer - Networking Chips
Hybrid Senior ASIC Design Engineer - Networking Chips

HITEC • Durham (NC), Northern (KY)

Hybrid
USD 140,000 - 321,000
Health & wellbeing
Professional development
Inclusive culture
Senior ASIC Design Engineer - Hybrid Networking Chips
Senior ASIC Design Engineer - Hybrid Networking Chips

Hewlett Packard Enterprise Company • Durham (NC)

Hybrid
USD 140,000 - 321,000
Health & Wellbeing
Professional Development
Inclusive culture
Senior ASIC Design Engineer – High-Speed Networking
Senior ASIC Design Engineer – High-Speed Networking

Hewlett Packard Enterprise Company • Roseville (CA)

Hybrid
USD 159,000 - 321,000
Senior ASIC Physical Design Engineer
Senior ASIC Physical Design Engineer

Hewlett Packard Enterprise Development LP • Fort Collins (CO)

Hybrid
USD 147,000 - 279,000