Digital Verification Engineer – First Silicon DV

Apple

Los Angeles (CA)

On-site

USD 120,300 - 181,200

Full time

14 days+
Application generator

Stand out for this role — generate a tailored resume and cover letter in about a minute.

Get past ATS filters

Benefits offered by this job

Comprehensive medical and dental coverage
Employee stock programs
Tuition reimbursement for education

Job summary

A leading technology company in California is seeking a motivated design verification engineer to enhance their silicon development processes. This role focuses on creating comprehensive verification methodologies, with a strong emphasis on SystemVerilog and UVM, ensuring the development of efficient test environments. Ideal candidates will possess solid backgrounds in verification methods and have experience with both serial and parallel protocols. Competitive salary, stock options, and extensive benefits included.

Qualifications

  • Deep experience in SystemVerilog and UVM methodologies.
  • Background in creating scalable test-benches and verification plans.
  • Experience in using simulators and waveform viewers.

Responsibilities

  • Study design specifications and create comprehensive test plans.
  • Develop infrastructure in SystemVerilog/UVM to stress the design.
  • Debug failures from regressions and improve test outcomes.

Skills

Deep knowledge of SystemVerilog
Knowledge in developing scalable and portable test-benches
Experience with verification methodologies and tools
Proficient in automation and coverage collection
Familiarity with C/C++
Experience with serial protocols such as PCIe or USB
Knowledge of scripting languages such as Python

Job description

A leading technology company in California is seeking a motivated design verification engineer to enhance their silicon development processes. This role focuses on creating comprehensive verification methodologies, with a strong emphasis on SystemVerilog and UVM, ensuring the development of efficient test environments. Ideal candidates will possess solid backgrounds in verification methods and have experience with both serial and parallel protocols. Competitive salary, stock options, and extensive benefits included.
Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Digital Verification Engineer - First Silicon
Digital Verification Engineer - First Silicon

Apple Inc. • San Francisco (CA)

On-site
USD 129,300 - 225,300
Silicon Design & Verification Engineer
Silicon Design & Verification Engineer

Advanced Micro Devices, Inc. • San Jose (CA)

On-site
USD 100,000 - 150,000
Design Verification Engineer – Systolic Arrays & NoCs
Design Verification Engineer – Systolic Arrays & NoCs

Etched • San Jose (CA)

On-site
USD 150,000 - 275,000
Medical, dental, and vision packages
$500 monthly medical benefits credit
Housing subsidy of $2k per month
+3
Design Verification Engineer for High-Performance IP
Design Verification Engineer for High-Performance IP

Etched • San Jose (CA)

On-site
USD 120,000 - 170,000
Medical, dental, and vision packages
$500 per month credit for waiving medical benefits
Housing subsidy of $2k per month
+3
Associate Design Verification Engineer - UVM SystemVerilog
Associate Design Verification Engineer - UVM SystemVerilog

Millennium Software and Staffing Inc • San Jose (CA)

On-site
USD 70,000 - 100,000
Pre-Silicon Verification Engineer - SystemVerilog
Pre-Silicon Verification Engineer - SystemVerilog

Wipro • Santa Clara (UT)

On-site
USD 60,000 - 148,500
Medical and dental benefits
Disability insurance
Paid time off
+1
Senior SoC Verification Engineer
Senior SoC Verification Engineer

Capgemini Engineering • Santa Clara (CA)

On-site
USD 97,700 - 182,624
Healthcare including dental and vision
401(k) plan
Paid parental leave
+2
Senior Verification Engineer — SystemVerilog/UVM
Senior Verification Engineer — SystemVerilog/UVM

Platform Recruitment • San Jose (CA)

On-site
USD 100,000 - 130,000
Design Verification Engineer - ASIC/SoC & RTL Expert
Design Verification Engineer - ASIC/SoC & RTL Expert

Emonics LLC • Chicago (IL)

On-site
USD 80,000 - 120,000
Design Verification Engineers
Design Verification Engineers

Tachyum • Las Vegas (NV)

On-site
USD 100,000 - 140,000
Competitive salary
Benefits package
Professional development
+3