Design Verification Engineer - ASIC/SoC & RTL Expert

Emonics LLC

Chicago (IL)

On-site

USD 80,000 - 120,000

Full time

14 days+
Application generator

Turn this role into an interview — a resume and cover letter built around what this employer wants.

Get past ATS filters

Job summary

A semiconductor design company based in Chicago is seeking a Design Verification Engineer to ensure the functional correctness and reliability of complex semiconductor designs. Responsibilities include developing verification plans, building verification environments using SystemVerilog/UVM, and performing RTL debugging. The ideal candidate holds a relevant degree and has strong digital design understanding, UVM experience, and familiarity with simulation tools. This role plays a critical part in ensuring product readiness and quality before tape-out.

Qualifications

  • Bachelor’s or Master’s degree in Electrical Engineering, Electronics, Computer Engineering or related field.
  • Strong understanding of digital design and computer architecture.
  • Hands-on experience with UVM.

Responsibilities

  • Develop and execute functional verification plans for ASIC/SoC designs.
  • Build SystemVerilog/UVM-based verification environments.
  • Write and maintain testbenches, test cases, assertions, and coverage models.
  • Perform RTL debugging and collaborate with design engineers.
  • Ensure verification completeness using functional and code coverage metrics.

Skills

Digital design understanding
Computer architecture knowledge
UVM experience
Simulation tools experience (VCS, Questa, Xcelium)
Functional coverage and assertions knowledge

Education

Bachelor’s or Master’s degree in Electrical Engineering

Tools

VCS
Questa
Xcelium

Job description

A semiconductor design company based in Chicago is seeking a Design Verification Engineer to ensure the functional correctness and reliability of complex semiconductor designs. Responsibilities include developing verification plans, building verification environments using SystemVerilog/UVM, and performing RTL debugging. The ideal candidate holds a relevant degree and has strong digital design understanding, UVM experience, and familiarity with simulation tools. This role plays a critical part in ensuring product readiness and quality before tape-out.
Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Design Verification Engineer (Semiconductor / ASIC / VLSI)
Design Verification Engineer (Semiconductor / ASIC / VLSI)

Emonics LLC • Chicago (IL)

On-site
USD 80,000 - 120,000
Senior ASIC Verification Engineer - UVM & SystemVerilog
Senior ASIC Verification Engineer - UVM & SystemVerilog

Mogi I/O : OTT/Podcast/Short Video Apps for you • Bastrop (TX)

On-site
USD 160,000 - 180,000
ASIC Design Verification Engineer - IP & DV Architect
ASIC Design Verification Engineer - IP & DV Architect

Advanced Micro Devices • Austin (TX)

On-site
USD 100,000 - 130,000
Design Verification Engineer
Design Verification Engineer

MaximaTek • Fremont (CA)

On-site
USD 90,000 - 130,000
Targeted Placement into hiring network
Technical Resume Rebuild
Interview Coaching
Sr Design and Verification Engineer
Sr Design and Verification Engineer

Chiparama • San Jose (CA)

On-site
USD 120,000 - 180,000
Senior ASIC/RTL Verification Engineer
Senior ASIC/RTL Verification Engineer

TPI Global Solutions • California (MO)

On-site
USD 100,000 - 130,000
Design Verification Engineer
Design Verification Engineer

WinMax Systems Corporation • Menlo Park (CA)

On-site
USD 100,000 - 130,000
Design verification Engineer
Design verification Engineer

Scadea Solutions Inc • Allentown

On-site
USD 90,000 - 130,000
Senior Design Verification Engineer
Senior Design Verification Engineer

Insight Global • North Reading (MA)

On-site
USD 140,000 - 190,000
Digital Verification Engineer - UVM/RTL Specialist
Digital Verification Engineer - UVM/RTL Specialist

Mindlance • San Diego (CA)

On-site
USD 90,000 - 120,000