DFT Lead Engineer - ASIC Test & Yield Innovator

Broadcom, Inc.

Austin (TX)

On-site

USD 144,000 - 230,000

Full time

8 days ago

A complete application in a minute

Tailored resume and cover letter, ready to send.

Get past ATS filters

Benefits offered by this job

Discretionary annual bonus
401(k) matching
Employee Stock Purchase Program (ESPP)
Paid holidays, sick leave and vacation

Job summary

Broadcom is seeking a Principal DFT Engineer for its Austin, TX development center. The role involves leading DFT programs from specification to verification and production release, covering ASIC DFT architecture, test insertion, pattern generation, and post-silicon yield improvement.

The candidate should be proficient in Verilog, DFT tools (TetraMax, Fastscan, Mentor TestKompress), and scripting (Python/C++), collaborating across multi-disciplinary teams to ensure robust testability in 7nm and

Qualifications

  • Bachelor's in Electrical/Electronic/Computer Engineering or related field.
  • 12+ years of relevant industry experience in DFT or ASIC testing.

Responsibilities

  • Understand Broadcom & customer DFT feature requirements and DPPM goals and define appropriate DFT specifications for the ASIC.
  • Implement DFT, including Scan, MBIST, TAP, LBIST, IO, SerDes and other I/P DFT integration.
  • Work closely with STA and DI Engineers for design closure for test.
  • Generate, verify and debug Test vectors before tape release.
  • Validate and debug Test vectors on ATE during silicon bring up.
  • Assist with silicon failure analysis, diagnostics and yield improvement.
  • Interface with customer, physical design and test engineering/manufacturing teams globally.
  • Collaborate with I/P DFT engineers and other stakeholders.
  • Debug customer returned parts on the ATE.
  • Innovate newer DFT solutions to solve testability problems in 7nm & beyond.
  • Automate DFT & Test Vector Generation flows.

Skills

DFT Architecture
Test insertion
Pattern generation
ATPG vector generation
Verilog coding
IO/SerDes DFT

Education

Bachelor's in Electrical/Electronic/Computer Engineering
12+ years of relevant industry experience

Tools

TetraMax
Fastscan
DFT Compiler
Mentor TestKompress

Job description

Broadcom is seeking a Principal DFT Engineer for its Austin, TX development center. The role involves leading DFT programs from specification to verification and production release, covering ASIC DFT architecture, test insertion, pattern generation, and post-silicon yield improvement.

The candidate should be proficient in Verilog, DFT tools (TetraMax, Fastscan, Mentor TestKompress), and scripting (Python/C++), collaborating across multi-disciplinary teams to ensure robust testability in 7nm and

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

DFT Program Lead - SoC Test & Yield
DFT Program Lead - SoC Test & Yield

Broadcom, Inc. • Austin (TX)

On-site
USD 129,000 - 207,000
Discretionary annual bonus
Equity grants
Competitive benefits package
DFT Team Lead – ASIC SoC Test & Yield Optimization
DFT Team Lead – ASIC SoC Test & Yield Optimization

8413 LSI Corporation • Austin (TX)

On-site
USD 129,000 - 207,000
Discretionary bonus
Equity grants
Annual equity awards
+5
Lead DFT Engineer — ASIC Test, Debug & Equity Eligible
Lead DFT Engineer — ASIC Test, Debug & Equity Eligible

Broadcom, Inc. • San Jose (CA)

On-site
USD 144,000 - 230,000
Discretionary annual bonus
Equity grants
Medical, dental and vision plans
+2
Senior DFT Engineer – SoC Test, ATPG & Yield
Senior DFT Engineer – SoC Test, ATPG & Yield

Broadcom, Inc. • San Jose (CA)

On-site
USD 130,000 - 190,000
Annual discretionary bonus
Equity grants and annual equity awards
401(k) with company match
+3
Senior DFT Engineer: ASIC Test & Yield, Equity Eligible
Senior DFT Engineer: ASIC Test & Yield, Equity Eligible

8413 LSI Corporation • San Jose (CA)

On-site
USD 140,000 - 210,000
Medical, dental & vision plans
401(k) participation including company
Employee stock purchase program
DFT Engineering Lead for ASIC Test & Debug
DFT Engineering Lead for ASIC Test & Debug

Broadcom Inc. • San Jose (CA)

On-site
USD 144,000 - 230,000
Medical, dental and vision plans
401(K) with company match
Employee Stock Purchase Program (ESPP)
+4
Lead ASIC DFT Engineer — ATPG, BIST & Test Flow
Lead ASIC DFT Engineer — ATPG, BIST & Test Flow

Broadcom, Inc. • Irvine (CA)

On-site
USD 129,000 - 207,000
Annual bonus
Equity grants
401(k) matching
+3
Senior DFT Architect for SoC Test & Yield
Senior DFT Architect for SoC Test & Yield

Broadcom, Inc. • San Jose (CA)

On-site
USD 144,000 - 230,000
DFT Engineer – ASIC Test & Debug, Tapeout Ready
DFT Engineer – ASIC Test & Debug, Tapeout Ready

Broadcom, Inc. • Austin (TX)

On-site
USD 120,000 - 190,000
Medical, dental and vision plans
401(K) participation including company
Employee Stock Purchase Program (ESPP)
+4
Senior ASIC DFT & ATPG Engineer
Senior ASIC DFT & ATPG Engineer

Broadcom, Inc. • Fort Collins (CO)

On-site
USD 129,000 - 207,000
Medical, dental and vision plans
401(K) participation including company
Employee Stock Purchase Program (ESPP)
+4