DFT Engineer – ASIC Test & Debug, Tapeout Ready

Broadcom, Inc.

Austin (TX)

On-site

USD 120,000 - 190,000

Full time

8 days ago

Get a reply from this employer

Your resume and cover letter, tailored to exactly what they’re hiring for.

Get past ATS filters

Benefits offered by this job

Medical, dental and vision plans
401(K) participation including company
Employee Stock Purchase Program (ESPP)
Employee Assistance Program (EAP)
company paid holidays
paid sick leave and vacation time
Paid Family Leave

Job summary

Broadcom, Inc. in Austin, Texas, seeks a DFT engineer to drive testability for ASIC products from spec to production. You will implement and verify DFT features such as Scan, MBIST, TAP and LBIST, and work with STA teams on timing.

Collaboration with design, test and manufacturing worldwide is essential. The role requires Verilog coding, testbench creation, and scripting in TCL/Perl/Python/C++. Prior experience with ATPG, SSN, and IEEE 1149.1/1149.6 is highly valued.

Qualifications

  • Understanding Broadcom & customer DFT feature requirements
  • Experience with Scan, MBIST, TAP, LBIST, IO, SerDes DFT integration
  • Knowledge of ATPG vector generation, simulation, & debugging
  • Verilog coding, testbench creation & simulation
  • Memory BIST insertion & verification on embedded memory
  • IEEE 1149.1/1149.6, IJTAG, ICL, PDL familiarity
  • Strong problem solving, debugging & cross-team communication

Responsibilities

  • Understand Broadcom & customer DFT feature requirements
  • Implement DFT including Scan, MBIST, TAP, LBIST, IO and SerDes integration
  • Collaborate with STA engineers for test closure
  • Generate, verify & debug test vectors before tape release
  • Validate & debug vectors on ATE during silicon bring up
  • Assist silicon failure analysis and yield improvement
  • Interface with customers and global design/test teams
  • Work with IP DFT engineers & stakeholders
  • Debug customer returned parts on the ATE

Skills

IO & Analog DFT
ATPG & Scan
BIST
Scan Compression
DFT Tools: DFT Compiler
Mentor TestKompress
SSN
Verilog
Testbench & Simulation
IEEE 1149.1/1149.6
Analog/Digital Design
Si processing & synthesis
Transistor reliability
Problem solving

Education

Bachelor's in Electrical/Electronic/Computer Engineering
5+ years of relevant industry experience
Master's in Electrical/Electronic/Computer Engineering
3+ years with Master's option

Tools

DFT Compiler
Mentor TestKompress
TetraMax
Fastscan

Job description

Broadcom, Inc. in Austin, Texas, seeks a DFT engineer to drive testability for ASIC products from spec to production. You will implement and verify DFT features such as Scan, MBIST, TAP and LBIST, and work with STA teams on timing.

Collaboration with design, test and manufacturing worldwide is essential. The role requires Verilog coding, testbench creation, and scripting in TCL/Perl/Python/C++. Prior experience with ATPG, SSN, and IEEE 1149.1/1149.6 is highly valued.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

DFT Engineering Lead for ASIC Test & Debug
DFT Engineering Lead for ASIC Test & Debug

Broadcom Inc. • San Jose (CA)

On-site
USD 144,000 - 230,000
Medical, dental and vision plans
401(K) with company match
Employee Stock Purchase Program (ESPP)
+4
DFT Team Lead – ASIC SoC Test & Yield Optimization
DFT Team Lead – ASIC SoC Test & Yield Optimization

8413 LSI Corporation • Austin (TX)

On-site
USD 129,000 - 207,000
Discretionary bonus
Equity grants
Annual equity awards
+5
Lead DFT Engineer — ASIC Test, Debug & Equity Eligible
Lead DFT Engineer — ASIC Test, Debug & Equity Eligible

Broadcom, Inc. • San Jose (CA)

On-site
USD 144,000 - 230,000
Discretionary annual bonus
Equity grants
Medical, dental and vision plans
+2
Lead ASIC DFT Engineer — ATPG, BIST & Test Flow
Lead ASIC DFT Engineer — ATPG, BIST & Test Flow

Broadcom, Inc. • Irvine (CA)

On-site
USD 129,000 - 207,000
Annual bonus
Equity grants
401(k) matching
+3
Senior ASIC DFT Engineer – SoC Test & Debug
Senior ASIC DFT Engineer – SoC Test & Debug

Broadcom, Inc. • San Jose (CA)

On-site
USD 144,000 - 230,000
Senior DFT Engineer – SoC Test, ATPG & Yield
Senior DFT Engineer – SoC Test, ATPG & Yield

Broadcom, Inc. • San Jose (CA)

On-site
USD 130,000 - 190,000
Annual discretionary bonus
Equity grants and annual equity awards
401(k) with company match
+3
DFT Lead Engineer - ASIC Test & Yield Innovator
DFT Lead Engineer - ASIC Test & Yield Innovator

8413 LSI Corporation • Austin (TX)

On-site
USD 144,000 - 230,000
Discretionary annual bonus
401(k) matching
Employee Stock Purchase Program (ESPP)
+1
Senior SoC DFT Engineer - Verilog/ATPG & BIST
Senior SoC DFT Engineer - Verilog/ATPG & BIST

8613 Broadcom Corporation • San Jose (CA)

On-site
USD 122,000 - 195,000
Medical, dental and vision plans
401(K) participation including company
Employee Stock Purchase Program (ESPP)
+1
Senior ASIC DFT & ATPG Engineer
Senior ASIC DFT & ATPG Engineer

Broadcom, Inc. • Fort Collins (CO)

On-site
USD 129,000 - 207,000
Medical, dental and vision plans
401(K) participation including company
Employee Stock Purchase Program (ESPP)
+4
SoC DFT Engineer: Automation & Debug Expert
SoC DFT Engineer: Automation & Debug Expert

Broadcom • San Jose (CA)

On-site
USD 69,000 - 110,000
Discretionary annual bonus
Equity grants
Annual equity awards
+3