Enable job alerts via email!

Design Verification Engineer

Eridu AI

San Francisco (CA)

On-site

USD 195,000 - 280,000

Full time

Yesterday
Be an early applicant

Boost your interview chances

Create a job specific, tailored resume for higher success rate.

Job summary

Join a leading Silicon Valley hardware startup focused on revolutionizing AI infrastructure. As a key member of our team, you'll leverage your extensive ASIC verification experience to enhance data center networking solutions. You'll work alongside industry veterans on groundbreaking technology, directly impacting AI performance. If you're passionate about shaping the future of AI, this is your opportunity to make significant contributions in a dynamic environment.

Qualifications

  • 8-15 years in ASIC verification in data center networking.
  • Expertise in Hardware Verification Methodology.

Responsibilities

  • Develop verification infrastructure and test cases for ASICs.
  • Provide technical leadership in ASIC design verification.
  • Initiate and implement process improvements for efficiency.

Skills

Hardware Verification
Problem Solving
Communication

Education

ME/BE in Electrical Engineering

Tools

System Verilog
Python
Perl
Tcl

Job description

Eridu AI isa Silicon Valley hardware startup focused on accelerating training and inference performance for large AI models. Today’s AI model performance is often gated by infrastructure bottlenecks. Eridu AI introduces multiple industry-first innovations across semiconductors, software and systems to deliver solutions that improves AI data center performance to increase GPU utilization while simultaneously reducing capex and power. Eridu AI’s solution and value proposition have been widely validated with several hyperscalers.

The company is led by a veteran team of Silicon Valley executives and engineers with decades of experience in state-of-the-art semiconductors, optics, software, and systems, including serial entrepreneur Drew Perkins, co-founder of Infinera (NASDAQ: INFN), Lightera (acq. by Ciena), Gainspeed (acq. by Nokia) and Mojo Vision (World’s leading micro-LED display company and developer of the first augmented reality contact lens) .

Key Responsibilities

  • Specialized Verification Strategy:Develop verification infrastructure and test cases for ASICs in the area of network fabrics, leveraging your extensive experience in networking.
  • Technical Expertise in ASIC Verification:Provide technical leadership in the verification of complex ASIC designs, ensuring compliance with industry standards and project specifications Gate & Timing simulations: collaborate with the team to execute comprehensive gate-level simulations, including timing and power analysis, to validate the ASIC design before tape-out.
  • RTL Coverage Analysis: deliver detailed coverage metrics to assess the thoroughness of the test suite. Offer actionable feedback to design engineers, focusing on identifying gaps and suggesting enhancements to elevate test effectiveness and broaden coverage scope.
  • Quality Assurance and Process Optimization:Uphold the highest standards of verification quality. Initiate and implement process improvements for increased efficiency and effectiveness.

Qualifications

  • ME/BE in Electrical Engineering, Computer Engineering, or related field.
  • Experience:A MINIMUM of8-15 years in ASIC verification in the area of data center networking.
  • Verification Skills: Expertise in Hardware Verification and Hardware Verification Methodology (e.g., System Verilog, OVM/VMM/UVM) with a strong understanding of ASIC Design and Verification flow. Experience with functional coverage, gate/timing/power simulations, constrained random verification and test-plan documentation is required.
  • Technical Skills: Python/Perl/Tcl experience, strong problem solving and debugging skill is a plus.
  • Domain Knowledge: Prior experience with Ethernet and PCIe Protocols, Serial and Parallel VIP verification modes and High speed Serdes is a strong plus.
  • Communication Skills:Exceptional communication abilities, capable of effectively coordinating, and articulating complex technical issues in a clear manner.

Why Join Us?

At Eridu AI, you’ll have the opportunity to shape the future of AI infrastructure, working with a world-class team on groundbreaking technology that pushes the boundaries of AI performance. Your contributions will directly impact the next generation of AI networking solutions, transforming data center capabilities.

The starting base salary for the selected candidate will be established based on their relevant skills, experience, qualifications, work location, market trends, and the compensation of employees in comparable roles.

The pay range for this role is:

195,000 - 280,000 USD per year (San Francisco Bay Area)

Get your free, confidential resume review.
or drag and drop a PDF, DOC, DOCX, ODT, or PAGES file up to 5MB.

Similar jobs

Design Verification Engineer

LanceSoft, Inc.

San Jose

Remote

USD 200.000 - 250.000

30+ days ago

Design Verification Engineer

AMD

Santa Clara

On-site

USD 191.000 - 287.000

Yesterday
Be an early applicant

Design Verification Engineer

Etched

Cupertino

On-site

USD 104.000 - 213.000

Yesterday
Be an early applicant

Design Verification Engineer

Acceler8 Talent

San Francisco

On-site

USD 225.000 - 275.000

10 days ago

Design Verification Engineer

Acceler8 Talent

Mountain View

On-site

USD 225.000 - 275.000

9 days ago

Design Verification Engineer

Apple Inc.

Cupertino

On-site

USD 151.000 - 215.000

8 days ago

Design Verification Engineer

YOH Services LLC

Santa Clara

On-site

USD 150.000 - 200.000

7 days ago
Be an early applicant

Lead Design Verification Engineer (DDR)

SBT

San Francisco

On-site

USD 104.000 - 291.000

Yesterday
Be an early applicant

Staff Digital Verification Engineer New San Jose, CA OR Pittsburgh, PA OR Remote

Efficient Computer Corporation, Inc.

San Jose

Remote

USD 180.000 - 220.000

Today
Be an early applicant