Enable job alerts via email!

Design Verification Engineer

Acceler8 Talent

San Francisco (CA)

On-site

USD 225,000 - 275,000

Full time

4 days ago
Be an early applicant

Boost your interview chances

Create a job specific, tailored resume for higher success rate.

Job summary

An exciting startup in AI hardware is seeking a Design Verification Engineer to join their innovative team. This role involves developing ASIC testbenches and implementing microarchitecture specifications for cutting-edge AI chips. You'll collaborate with design teams to ensure functionality and performance through rigorous verification processes. With a focus on transformer models, this position offers the chance to work on groundbreaking technology that enhances real-time video generation and deep reasoning capabilities. If you're passionate about making a significant impact in the AI hardware space, this opportunity is for you.

Qualifications

  • 5+ years of experience in hardware engineering or ASIC design verification.
  • Strong knowledge of UVM and System Verilog for microchip design.

Responsibilities

  • Develop ASIC testbenches using UVM to verify microchip design functionality.
  • Automate verification tasks with Python scripts for efficiency.

Skills

UVM (Universal Verification Methodology)
System Verilog
ASIC Development
Python Scripting
Timing Closure
Functional Verification

Education

Master’s degree in Computer Engineering
Master’s degree in Computer Science
Master’s degree in Electrical Engineering

Tools

Synopsys VCS
Verdi
Formal Verification Tools

Job description

1 week ago Be among the first 25 applicants

Get AI-powered advice on this job and more exclusive features.

This range is provided by Acceler8 Talent. Your actual pay will be based on your skills and experience — talk with your recruiter to learn more.

Base pay range

$225,000.00/yr - $275,000.00/yr

Direct message the job poster from Acceler8 Talent

Recruiting the top AI Hardware Engineers in the world.

Acceler8 Talent is collaborating with one of the most exciting emerging startups developing specialized AI chips optimized for specific model architectures. They are seeking an experienced Design Verification Engineer to join their team.

The company's initial product is focused on transformer models, delivering significantly higher throughput and lower latency than traditional solutions. Their cutting-edge ASIC technology enables groundbreaking applications, such as real-time video generation and advanced deep reasoning capabilities, which would be impractical with standard GPUs.

Key Responsibilities:

  • Develop ASIC testbenches using UVM to verify microchip design functionality.
  • Implement microarchitecture and RTL specifications in System Verilog for AI microchips, including managing test scenarios and coverage plans.
  • Perform functional and performance verification using synthesized netlists, coverage models, and tools such as Synopsys VCS and Verdi, collaborating closely with design and architecture teams.
  • Apply static and dynamic methods for timing closure, including static timing analysis and results review.
  • Use formal verification tools to check RTL and gate-level netlist equivalence, working with the design team to resolve any mismatches.
  • Define and implement assertions and checkers to ensure proper functionality and signal integrity at the module and chip levels.
  • Debug microchips using waveforms and logs, collaborating with design teams to address issues.
  • Automate verification tasks with Python scripts, including testbench creation, test case generation, and results analysis.
  • Participate in verification meetings, track issues, and ensure timely follow-ups.
  • Document and report verification progress, coverage metrics, and signoff status, maintaining up-to-date and accurate records.
  • Master’s degree in Computer Engineering, Computer Science, Electrical Engineering, or a related field.
  • At least 5 years of experience in hardware engineering, silicon engineering, ASIC design verification, or a related role.
  • At least 2 years of experience with:
  • UVM (Universal Verification Methodology)
  • Synopsys VCS
  • AXI (Advanced eXtensible Interface)
  • ASIC Development

Why Join Us?

This is a unique opportunity to work with one of the top startups driving innovation in AI hardware. If you’re ready to make an impact and join a revolutionary team, apply now or reach out to Jwhitcomb@acceler8talent.com.

Seniority level
  • Seniority level
    Mid-Senior level
Employment type
  • Employment type
    Full-time
Job function
  • Job function
    Design
  • Industries
    Computer Hardware Manufacturing

Referrals increase your chances of interviewing at Acceler8 Talent by 2x

Get notified about new Design Verification Engineer jobs in San Francisco Bay Area.

We’re unlocking community knowledge in a new way. Experts add insights directly into each article, started with the help of AI.

Get your free, confidential resume review.
or drag and drop a PDF, DOC, DOCX, ODT, or PAGES file up to 5MB.

Similar jobs

Design Verification Engineer

LanceSoft, Inc.

San Jose

Remote

USD 200,000 - 250,000

30+ days ago

Design Verification Engineer

Acceler8 Talent

Mountain View

On-site

USD 225,000 - 275,000

2 days ago
Be an early applicant

Design Verification Engineer

Intelliswift - An LTTS Company

Sunnyvale

On-site

USD 220,000 - 240,000

9 days ago

Senior ASIC Design Verification Engineer

Ethernovia

San Jose

Remote

USD 180,000 - 230,000

29 days ago

Design Verification Engineer

ZipRecruiter

Mountain View

On-site

USD 200,000 - 250,000

22 days ago

Design Verification Engineer

Quest Global

San Jose

On-site

USD 200,000 - 250,000

26 days ago

Senior Principal Design Verification Engineer

Marvell Semiconductor, Inc.

California

On-site

USD 168,000 - 253,000

5 days ago
Be an early applicant

Design Verification Engineer

Apple

Cupertino

On-site

USD 175,000 - 313,000

30+ days ago

ASICS Design Verification Engineer (Santa Clara, CA)

Qualcomm

Santa Clara

On-site

USD 153,000 - 230,000

30+ days ago