Design Verification Engineer

Etched; Cupertino (CA); On-site; USD 104,000 - 213,000; Full time

Job summary

A leading company in AI hardware is seeking a Design Verification Engineer to ensure the success of their first ASIC. The role involves developing test benches and requires extensive experience in System Verilog and high-speed SerDes. The company offers a collaborative environment and values both engineering and research contributions.

Benefits

Full medical, dental, and vision packages

Housing subsidy of $2,000/month

Daily lunch and dinner in office

Relocation support

Qualifications

• At least 8 years of relevant experience developing scalable test benches.
• Proven understanding of System Verilog testbench language.

Responsibilities

• Ensure shippable first silicon for Etched’s first ASIC.
• Develop test benches for blocks and IP.

Skills

System Verilog

High speed SerDes

Python

Tools

Verilator

Job description

Join to apply for the Design Verification Engineer role at Etched

Join to apply for the Design Verification Engineer role at Etched

Get AI-powered advice on this job and more exclusive features.

Etched is building the hardware for superintelligence.

GPUs and TPUs are flexible AI chips that can run many kinds of models: CNNs, RNNs, LSTMs, and more. But today, almost all AI workloads, from ChatGPT to self-driving cars, are done on one model architecture: transformers. Using flexible AI chips for transformers is very inefficient: <5% of the transistors on an H100 are used for matrix multiplication!

Etched is building a single-purpose chip exclusively for transformer inference. We only support transformers, but in exchange our chips have an order of magnitude more throughput and lower latency than an H100. With Etched, you can build products that would be impossible with GPUs, like tree-of-thought agents and ultra-low-latency audio chat bots.

We are seeking highly motivated Principal Verification Engineers to join our team. Our verification This role will report to the VP of Hardware Engineering.

Responsibilities

• Ensure shippable first silicon for Etched’s first ASIC.
• Develop test benches for blocks and IP.
  
  

Requirements

• At least 8 years of relevant experience developing scalable test benches.
• Proven understanding of System Verilog testbench language.
• Experience with high speed SerDes.
• Willing to start quickly.
• Passionate about modern AIs like ChatGPT, and willing to learn about them on the job.
  
  

Desired Qualifications

• Experience with chip-to-chip interconnects and HBM3/HBM3E technologies.
• Familiarity with transformer models and machine learning.
• Familiarity with numerical representations and functions.
• Ability to program with Python or another scripting language.
• Familiarity with open-source verification tools like Verilator.
  
  

Benefits

• Full medical, dental, and vision packages, with 100% of premium covered
• Housing subsidy of $2,000/month for those living within walking distance of the office
• Daily lunch and dinner in our office
• Relocation support for those moving to Cupertino
  
  

How We’re Different

Etched believes in the Bitter Lesson. We think most of the progress in the AI field has come from using more FLOPs to train and run models, and the best way to get more FLOPs is to build model-specific hardware. Larger and larger training runs encourage companies to consolidate around fewer model architectures, which creates a market for single-model ASICs.

We are a fully in-person team in Cupertino, and greatly value engineering skills. We do not have boundaries between engineering and research, and we expect all of our technical staff to contribute to both as needed.

Seniority level

• Seniority level

  Mid-Senior level

Employment type

• Employment type

  Full-time

Job function

• Job function

  Engineering and Information Technology

• Industries

  Computer Hardware Manufacturing

Referrals increase your chances of interviewing at Etched by 2x

Sign in to set job alerts for “Design Verification Engineer” roles.

Design Verification Engineer (University Grad)

Sunnyvale, CA $114,000.00-$133,000.00 5 days ago

Sunnyvale, CA $114,000.00-$166,000.00 1 week ago

Sunnyvale, CA $114,000.00-$166,000.00 1 week ago

Sunnyvale, CA $142,000.00-$203,000.00 2 days ago

Sunnyvale, CA $114,000.00-$166,000.00 1 week ago

San Jose, CA $133,300.00-$186,800.00 2 weeks ago

Sunnyvale, CA $212,000.00-$291,000.00 1 week ago

Sunnyvale, CA $142,000.00-$203,000.00 1 week ago

Sunnyvale, CA $173,000.00-$249,000.00 1 week ago

Sunnyvale, CA $142,000.00-$203,000.00 1 week ago

Sunnyvale, CA $212,000.00-$291,000.00 1 week ago

San Jose, CA $159,840.00-$239,760.00 1 week ago

Santa Clara, CA $191,040.00-$286,560.00 5 days ago

Sunnyvale, CA $114,000.00-$166,000.00 1 week ago

San Jose, CA $133,300.00-$186,800.00 21 hours ago

Cupertino, CA $104,000.00-$212,200.00 3 weeks ago

Silicon Design Verification Engineer, Silicon

We’re unlocking community knowledge in a new way. Experts add insights directly into each article, started with the help of AI.