Enable job alerts via email!

Design Verification Engineer

Apple, Inc.

Cupertino (CA)

On-site

USD 175,000 - 313,000

Full time

Today
Be an early applicant

Boost your interview chances

Create a job specific, tailored resume for higher success rate.

Job summary

Apple is seeking a dedicated design verification engineer to ensure bug-free first silicon for their SoC/IP designs. This role involves developing comprehensive verification methodologies and executing detailed test plans, contributing to innovative products that enhance customer experiences. The ideal candidate will possess significant experience in verification methodologies, tools, and scripting languages.

Benefits

Comprehensive medical and dental coverage
Retirement benefits
Educational reimbursement
Employee stock purchase plan
Discretionary bonuses

Qualifications

  • Minimum 10 years of proven experience in design verification.
  • Solid knowledge of verification methodologies and tools.
  • Experience with power-aware verification methodology is a plus.

Responsibilities

  • Develop verification methodology suitable for the IP.
  • Establish DV methodology and develop test plans.
  • Execute verification plans including design bring-up and debug.

Skills

OOP
SystemVerilog
UVM
Python
Perl
TCL

Education

BS degree in technical subject area

Tools

simulators
waveform viewers
automation tools
coverage collection tools
gate level simulations

Job description

Summary

Posted: May 20, 2025

Role Number:200605534

At Apple, we work every single day to craft products that enrich people's lives. Do you love working on challenges that no one has solved yet and changing the game? We have an opportunity for an outstandingly hardworking design verification engineer! As a member of our wide-ranging group, you will have the rare and extraordinary opportunity to craft upcoming products that will delight and encourage millions of Apple's customers daily. This role is for a DV engineer who will enable us to produce fully functional first silicon for IP designs. The responsibilities include all phases of pre-silicon verification including but not limited to: establishing DV methodology, test-plan development, verification environment development including stimulus and checkers, test-writing, debug, coverage, sign-off for RTL freeze, and tape-out.

Description

In this role, you will be responsible for ensuring bug-free first silicon for part of the SoC / IP and are encouraged to develop detailed test and coverage plans based on the micro-architecture You are responsible for developing verification methodology suitable for the IP, ensuring a scalable and portable environment. You will get to develop verification environment, including all the respective components such as stimulus, checkers, assertions, trackers, coverage. Furthermore, you will develop verification plans for all features under your care, execute verification plans, including design bring-up, DV environment bring- up, regression enabling features, and debug of the test failures. You will also learn to develop block, IP and SoC level test-benches track and report DV progress using a variety of metrics, including bugs and coverage.

Minimum Qualifications

  • BS degree in technical subject area with minimum 10 years of proven experience.


Preferred Qualifications

  • Solid knowledge of OOP, SystemVerilog, and UVM.
  • Solid knowledge in developing scalable and portable test-benches.
  • Relevant experience with verification methodologies and tools such as simulators, waveform viewersBuild, and run automation, coverage collection, gate level simulations.
  • Experience with power-aware (UPF) or similar verification methodology.
  • Excellent knowledge of one of the scripting languages such as Python, Perl, TCL.
  • Experience with serial protocols such as PCIe or USB, parallel protocol such as DDR is a plus but not required.
  • Knowledge of formal verification methodology is a plus but not required.


Pay & Benefits

At Apple, base pay is one part of our total compensation package and is determined within a range. This provides the opportunity to progress as you grow and develop within a role. The base pay range for this role is between $175,800 and $312,200, and your base pay will depend on your skills, qualifications, experience, and location.

Apple employees also have the opportunity to become an Apple shareholder through participation in Apple's discretionary employee stock programs. Apple employees are eligible for discretionary restricted stock unit awards, and can purchase Apple stock at a discount if voluntarily participating in Apple's Employee Stock Purchase Plan. You'll also receive benefits including: Comprehensive medical and dental coverage, retirement benefits, a range of discounted products and free services, and for formal education related to advancing your career at Apple, reimbursement for certain educational expenses - including tuition. Additionally, this role might be eligible for discretionary bonuses or commission payments as well as relocation. Learn more about Apple Benefits.

Note: Apple benefit, compensation and employee stock programs are subject to eligibility requirements and other terms of the applicable plan or program.

Apple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant .
Get your free, confidential resume review.
or drag and drop a PDF, DOC, DOCX, ODT, or PAGES file up to 5MB.

Similar jobs

Design Verification Engineer

Etched

Cupertino

On-site

USD 104,000 - 213,000

7 days ago
Be an early applicant

Design Verification Engineer

LanceSoft, Inc.

San Jose

Remote

USD 200,000 - 250,000

30+ days ago

Design Verification Engineer

Apple Inc.

Cupertino

On-site

USD 151,000 - 215,000

13 days ago

Design Verification Engineer

AMD

Santa Clara

On-site

USD 191,000 - 287,000

7 days ago
Be an early applicant

Design Verification Engineer

Yoh, A Day & Zimmermann Company

Santa Clara

On-site

USD 150,000 - 200,000

3 days ago
Be an early applicant

Design Verification Engineer

Eridu AI

San Francisco

On-site

USD 195,000 - 280,000

5 days ago
Be an early applicant

Design Verification Engineer

Acceler8 Talent

Mountain View

On-site

USD 225,000 - 275,000

15 days ago

Design Verification Engineer

Acceler8 Talent

San Francisco

On-site

USD 225,000 - 275,000

15 days ago

Design Verification Engineer

YOH Services LLC

Santa Clara

On-site

USD 150,000 - 200,000

13 days ago