DDR PHY Design Engineer — RTL, Timing & Silicon Bring-Up

Apple Inc.

San Diego (CA)

On-site

USD 122,700 - 214,300

Full time

14 days+
Application generator

An application made for this job — a tailored resume and cover letter that speak straight to the posting.

Get past ATS filters

Job summary

Apple Inc. is seeking a DDR Design Engineer to join the DDR PHY design team in California. You will participate in all phases from concept study to silicon bring‑up, delivering high‑quality RTL and supporting verification and timing closure.

The role emphasizes RTL design using Verilog/SystemVerilog, assertion writing, and experience with DDR PHY design in a mixed‑signal environment. Apple offers competitive compensation and a broad benefits package.

Qualifications

  • Bachelor of Science in Electrical Engineering required.
  • RTL design using Verilog or SystemVerilog with assertion writing is preferred.
  • Experience with DDR PHY design and mixed‑signal environments is a plus.

Responsibilities

  • Perform concept studies and provide direction on performance, gate count and power for various digital designs.
  • Write detailed design specifications and test plans in collaboration with architecture, circuit designers and verification engineers.
  • Provide high-quality RTL with assertions; use formal tools and static checkers to ensure RTL quality.
  • Support design verification to ensure bug‑free first silicon; drive functional and code coverage and timing closure.
  • Assist silicon bring-up, performance and power characterization.

Skills

RTL design
Verilog
SystemVerilog
Assertion writing
State machines
Data paths
Clock domain crossing
Logic synthesis
Timing constraints
DFT
Unified Power Format
DDR PHY design

Education

Bachelor of Science in Electrical Engineering

Job description

Apple Inc. is seeking a DDR Design Engineer to join the DDR PHY design team in California. You will participate in all phases from concept study to silicon bring‑up, delivering high‑quality RTL and supporting verification and timing closure.

The role emphasizes RTL design using Verilog/SystemVerilog, assertion writing, and experience with DDR PHY design in a mixed‑signal environment. Apple offers competitive compensation and a broad benefits package.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

DDR PHY Design Engineer — RTL, Timing & Silicon Bring-Up
DDR PHY Design Engineer — RTL, Timing & Silicon Bring-Up

Apple Inc. • Austin (TX)

On-site
USD 130,000 - 190,000
DDR PHY Design Engineer: High-Performance RTL & Power
DDR PHY Design Engineer: High-Performance RTL & Power

Apple Inc. • Waltham (MA)

On-site
USD 116,000 - 203,000
Apple stock program
Relocation assistance
Tuition reimbursement
+3
DDR Design Engineer
DDR Design Engineer

Apple Inc. • Austin (TX)

On-site
USD 130,000 - 190,000
DDR Design Engineer
DDR Design Engineer

Apple Inc. • San Diego (CA)

On-site
USD 122,700 - 214,300
DDR PHY Design Engineer for High-Impact Innovation
DDR PHY Design Engineer for High-Impact Innovation

Apple Inc. • Irvine (CA)

On-site
USD 122,700 - 214,300
DDR Design Engineer
DDR Design Engineer

Apple Inc. • Irvine (CA)

On-site
USD 122,700 - 214,300
DDR Design Engineer
DDR Design Engineer

Apple Inc. • Waltham (MA)

On-site
USD 116,000 - 203,000
Apple stock program
Relocation assistance
Tuition reimbursement
+3
Senior Mixed-Signal RTL Design Engineer
Senior Mixed-Signal RTL Design Engineer

Apple Inc. • Sunnyvale (CA)

On-site
USD 185,000 - 325,000
Stock options
Medical benefits
Tuition reimbursement
+2
RTL Design Engineer - DSP & Mixed-Signal
RTL Design Engineer - DSP & Mixed-Signal

Apple Inc. • Cupertino (CA)

On-site
USD 129,000 - 226,000
Medical & dental coverage
Retirement benefits
Stock programs
+2
Senior Mixed-Signal RTL Design Engineer
Senior Mixed-Signal RTL Design Engineer

Apple Inc. • Cupertino (CA)

On-site
USD 184,000 - 325,000
Employee stock programs
Discretionary bonuses or commissions
Relocation assistance
+1