DDR Design Engineer

Apple Inc.; Austin (TX); On-site; USD 130,000 - 190,000; Full time

Job summary

Apple Inc. in Austin, TX is seeking a results-oriented DDR Design Engineer to join the DDR PHY design team.

You will contribute across the full cycle—from concept study and architecture definition to synthesis, verification, silicon bring-up and characterization. You will provide RTL in Verilog/SystemVerilog, including assertions, and write detailed design specs and test plans in collaboration with architecture, circuit and verification engineers.

Qualifications

• Bachelor's degree in Electrical Engineering required.
• Experience with RTL design in Verilog or SystemVerilog preferred.
• Knowledge of design for test (DFT) and scan concepts is a plus.

Responsibilities

• Provide high-quality RTL descriptions, including assertions, for DDR PHY designs.
• Write detailed design specifications and test plans in collaboration with architecture, circuit and verification engineers.
• Drive functional and code coverage, timing closure, and silicon bring-up efforts.

Skills

Verilog

SystemVerilog

RTL design

Assertions

DFT

Education

Bachelor's degree in Electrical Engineering

Job description

At Apple, we work to craft products that enrich people’s lives. If you’re passionate about taking on unsolved challenges, we have a great opportunity for a results-oriented and highly motivated DDR Design Engineer. As a member of our dynamic group, you will have the rare and rewarding opportunity to craft upcoming products that will delight and inspire millions of Apple’s customers every single day. You will join the DDR PHY design team. We provide best-in-class PHY designs for high-performance, low power applications. As a logic design engineer, you will be involved in all phases of the design, from concept study, architecture definition, design and verification, to silicon bring-up and characterization.

Description

In this role, you will be responsible for performing concept studies and providing direction in terms of performance, gate count and power for various digital designs. You will be responsible for writing detailed design specification and test plans in close collaboration with architecture, circuit designers and verification engineers. You will provide high-quality RTL description, including assertions, for the design. Use formal tools and static checkers to guarantee RTL quality. You will also support design verification to insure bug-free first silicon. Responsibilities will include driving functional and code coverage as well as timing closure for your designs and supporting silicon bring-up, performance and power characterization.

Minimum Qualifications

• Bachelors of Science in Electrical Engineering.

Preferred Qualifications

• RTL design using Verilog or SystemVerilog, including assertion writing.
• Experience with design of state machines, data paths, arbitration and clock domain crossing logic.
• Experience with logic synthesis, timing constraints.
• Exposure to Design For Test, understanding of scan concept and writing DFT friendly RTL.
• Experience with Unified Power Format for simulation, synthesis and electrical rule checking, and equivalence checking.
• Prior experience in DDR PHY design and mixed-signal environment is a plus.

Apple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant

At Apple, we believe accessibility is a fundamental human right. You’ll find that idea reflected in everything here — in our culture, our benefits and our digital tools. By welcoming as many perspectives as possible, we help you build a career where you feel like you belong.

Learn about accessibility in Apple’s workplace

Learn about reasonable accommodations for job applicants

Apple accepts applications to this posting on an ongoing basis.