DDR Design Engineer

Apple Inc.

Waltham (MA)

On-site

USD 116,400 - 203,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Benefits offered by this job

Apple stock program
Relocation assistance
Tuition reimbursement
Medical and dental coverage
Retirement benefits
Discounted products

Job summary

Apple Inc. in Waltham, MA is seeking a DDR Design Engineer to join the DDR PHY design team. You will contribute to high-performance, low-power digital designs from concept through silicon bring-up.

You will write detailed specifications and RTL with assertions, perform design verification, and help achieve timing closure while optimizing gate count, performance and power. A BS in Electrical Engineering and Verilog/SystemVerilog experience are preferred.

Qualifications

  • RTL design experience with Verilog or SystemVerilog.
  • Experience writing assertions and formal checks.
  • Knowledge of state machines, data paths, and clock domain crossing.
  • Familiarity with timing constraints and logic synthesis.

Responsibilities

  • Perform concept studies and guide performance, gate count and power decisions.
  • Write detailed design specifications and test plans with architecture teams.
  • Provide high-quality RTL with assertions; use formal tools for RTL quality.
  • Support design verification and silicon bring-up; drive timing closure.

Skills

RTL design
Verilog/SystemVerilog
Assertions
Clock domain crossing
Timing constraints
DFT RTL
DDR PHY design

Education

Bachelors in Electrical Engineering

Job description

Waltham, Massachusetts, United States Hardware

At Apple, we work every day to craft products that enrich people’s lives. If you’re passionate about taking on unsolved challenges, we have a great opportunity for a results-oriented and highly motivated DDR Design Engineer. As a member of our dynamic group, you will have the rare and rewarding opportunity to craft upcoming products that will delight and inspire millions of Apple’s customers every single day. You will join the DDR PHY design team. We provide best-in-class PHY designs for high-performance, low power applications. As a logic design engineer, you will be involved in all phases of the design, from concept study, architecture definition, design and verification, to silicon bring-up and characterization.

Description

In this role, you will be responsible for performing concept studies and providing direction in terms of performance, gate count and power for various digital designs. You will be responsible for writing detailed design specification and test plans in close collaboration with architecture, circuit designers and verification engineers. You will provide high-quality RTL description, including assertions, for the design. Use formal tools and static checkers to guarantee RTL quality. You will also support design verification to insure bug-free first silicon. Responsibilities will include driving functional and code coverage as well as timing closure for your designs and supporting silicon bring-up, performance and power characterization.

Minimum Qualifications
  • Bachelors of Science in Electrical Engineering.
Preferred Qualifications
  • RTL design using Verilog or SystemVerilog, assertion writing.
  • Design of state machines, data paths, arbitration and clock domain crossing logic.
  • Logic synthesis, timing constraints.
  • Exposure to Design For Test, understanding of scan concept and writing DFT friendly RTL.
  • Unified Power Format for simulation, synthesis and electrical rule checking Equivalence checking.
  • Prior experience in DDR PHY design and mixed-signal environment is a plus.

At Apple, base pay is one part of our total compensation package and is determined within a range. This provides the opportunity to progress as you grow and develop within a role. The base pay range for this role is between $116,400 and $203,000, and your base pay will depend on your skills, qualifications, experience, and location.

Apple employees also have the opportunity to become an Apple shareholder through participation in Apple’s discretionary employee stock programs. Apple employees are eligible for discretionary restricted stock unit awards, and can purchase Apple stock at a discount if voluntarily participating in Apple’s Employee Stock Purchase Plan. You’ll also receive benefits including: comprehensive medical and dental coverage, retirement benefits, a range of discounted products and free services, and for formal education related to advancing your career at Apple, reimbursement for certain educational expenses — including tuition. Additionally, this role might be eligible for discretionary bonuses or commission payments as well as relocation. Learn more about Apple Benefits.

Apple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant.

At Apple, we believe accessibility is a fundamental human right. You’ll find that idea reflected in everything here — in our culture, our benefits and our digital tools. By welcoming as many perspectives as possible, we help you build a career where you feel like you belong.

Learn about accessibility in Apple’s workplace.

Learn about reasonable accommodations for job applicants.

Apple accepts applications to this posting on an ongoing basis.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

DDR Design Engineer
DDR Design Engineer

Apple Inc. • San Diego (CA)

On-site
USD 122,000 - 215,000
DDR Design Engineer
DDR Design Engineer

Apple Inc. • Irvine (CA)

On-site
USD 122,700 - 214,300
DDR Design Engineer
DDR Design Engineer

Apple Inc. • Austin (TX)

On-site
USD 130,000 - 190,000
RTL Design Engineer
RTL Design Engineer

Apple Inc. • Waltham (MA)

On-site
USD 116,000 - 203,000
Physical Design Engineer
Physical Design Engineer

Apple Inc. • Sunnyvale (CA)

On-site
USD 184,000 - 325,000
DDR PHY Design Engineer: High-Performance RTL & Power
DDR PHY Design Engineer: High-Performance RTL & Power

Apple Inc. • Waltham (MA)

On-site
USD 116,000 - 203,000
Apple stock program
Relocation assistance
Tuition reimbursement
+3
DRAM Design Validation Engineer
DRAM Design Validation Engineer

Apple Inc. • Cupertino (CA)

On-site
USD 144,000 - 218,000
ASIC Design Engineer
ASIC Design Engineer

Apple Inc. • Santa Clara (CA)

On-site
USD 129,000 - 195,000
RTL Design Engineer
RTL Design Engineer

Apple Inc. • Cupertino (CA)

On-site
USD 129,000 - 226,000
Medical & dental coverage
Retirement benefits
Stock programs
+2
ASIC Design Engineer - Pixel IP DMA
ASIC Design Engineer - Pixel IP DMA

Apple Inc. • Cupertino (CA)

On-site
USD 126,000 - 191,000
Comprehensive medical and dental coverage
Retirement benefits
Discounted products and services
+2