ASIC Package Engineering Intern – Innovate in Packaging

AMD

Santa Clara (CA)

Hybrid

USD 34,000 - 48,000

Full time

2 days ago
Be an early applicant

Get more replies from employers

Send a job-specific resume in minutes.

Job summary

AMD invites students for Spring/Summer Co-op or Summer Internship roles in San Jose/Santa Clara, CA. You’ll join packaging design teams onsite or hybrid, contributing to design development and testing across AMD products and AI initiatives.

You’ll learn substrate/interposer/bump design, perform verification tasks, analyze yields, and collaborate with cross-functional partners to achieve cost-efficient, high-yield packaging solutions. This role runs through 2027.

Qualifications

  • Enrolled in a US university pursuing a Bachelor’s degree in Electrical/Engineering or related field.
  • Knowledge of scripting languages (Python/Perl/SQL).
  • Experience with data analytics and visualization tools like PowerBI.

Responsibilities

  • Support package design and development engineers on prioritizing and optimizing projects.
  • Assist in substrate, interposer and bump designs for AMD products and test vehicles.
  • Contribute to design verification efforts and improve yield and performance.

Skills

Python
Perl
SQL
PowerBI

Education

Bachelor's degree student (US) in Electrical/Engineering/related

Tools

Package design software
Silicon/PCB design software

Job description

AMD invites students for Spring/Summer Co-op or Summer Internship roles in San Jose/Santa Clara, CA. You’ll join packaging design teams onsite or hybrid, contributing to design development and testing across AMD products and AI initiatives.

You’ll learn substrate/interposer/bump design, perform verification tasks, analyze yields, and collaborate with cross-functional partners to achieve cost-efficient, high-yield packaging solutions. This role runs through 2027.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

ASIC Packaging Engineer Intern — Design, Yield & Innovation
ASIC Packaging Engineer Intern — Design, Yield & Innovation

Advanced Micro Devices • San Jose (CA)

Hybrid
USD 34,000 - 48,000
Paid internship
Mentorship program
Networking opportunities
ASIC Package Engineering Intern/Co-op: Shape Next‑Gen Tech
ASIC Package Engineering Intern/Co-op: Shape Next‑Gen Tech

AMD • San Jose (CA)

Hybrid
USD 34,000 - 44,000
ASIC Package Eng Intern — Hybrid, Design & Yield
ASIC Package Eng Intern — Hybrid, Design & Yield

Advanced Micro Devices • United States

Hybrid
USD 28,000 - 44,000
ASIC Package Engineering Intern - Hybrid/Onsite
ASIC Package Engineering Intern - Hybrid/Onsite

AMD • San Jose (CA)

Hybrid
USD 34,000 - 48,000
Shape the Future: ASIC Package Design Intern/Co-op
Shape the Future: ASIC Package Design Intern/Co-op

Advanced Micro Devices • San Jose (CA), Santa Clara (CA)

Hybrid
USD 33,000 - 55,000
ASIC Packaging Engineer Intern
ASIC Packaging Engineer Intern

AMD • Austin (TX)

Hybrid
USD 39,000 - 55,000
ASIC Packaging Design Intern (Co-op)
ASIC Packaging Design Intern (Co-op)

Advanced Micro Devices • Austin (TX)

Hybrid
USD 2,755,000 - 4,684,000
Masters ASIC Packaging Co-op – Design & Yield Impact
Masters ASIC Packaging Co-op – Design & Yield Impact

AMD • Santa Clara (CA)

Hybrid
USD 34,000 - 44,000
AMD benefits
2027 Undergrad ASIC Package Engineering Co-op/Intern
2027 Undergrad ASIC Package Engineering Co-op/Intern

AMD • Santa Clara (CA)

Hybrid
USD 34,000 - 48,000
2027 Undergrad ASIC Package Engineering Co-op/Intern
2027 Undergrad ASIC Package Engineering Co-op/Intern

AMD • San Jose (CA)

Hybrid
USD 34,000 - 48,000