ASIC Architect for AI Accelerator — Efficient LLM Inference

Normal Computing Corporation

New York (NY)

Híbrido

USD 200.000 - 320.000

Jornada completa

14 días+

Consigue una respuesta de este empleador

Tu currículum y tu carta de presentación, adaptados exactamente a lo que buscan contratar.

Supera los filtros ATS

Descripción de la vacante

Normal Computing is seeking a Hardware ASIC Architect to define silicon and system microarchitecture for a novel AI accelerator platform, targeting large energy efficiency gains for LLM inference. This role leads hardware/software co-design with collaboration across compiler, RTL, and analog teams.

You will translate transformer architectures and diffusion execution flows into custom tiles, memory hierarchies, and interconnects, delivering throughput-per-watt on real workloads.

Formación

  • Degree in Electrical Engineering, Computer Engineering, Computer Science, or equivalent.
  • Experience in architecture of high-performance digital systems: AI accelerators or compute engines.
  • Fluency moving between algorithm-level analysis and hardware specification.
  • Experience with simulation-driven architecture and cycle-accurate models.
  • Familiarity with quantization and reduced-precision inference.
  • Experience writing microarchitecture specifications and working with RTL engineers.
  • Proficiency in Python or C++ for performance modeling, and familiarity with SystemVerilog RTL.
  • Comfort working in exploratory architecture where the answer is not yet known.

Responsabilidades

  • Define silicon and system microarchitecture for AI accelerator compute blocks.
  • Translate workloads into hardware specifications and produce microarchitecture documents for RTL.
  • Defend full-stack PPA tradeoffs across algorithm, memory, interconnect, and physical design.
  • Co-design ISA with the compiler lead and ensure alignment.
  • Direct pre-silicon prototyping with FPGA teams and de-risk tapeout decisions.
  • Stay current with AI accelerator research and articulate differences of Normal's approach.

Conocimientos

Architecture design
C++/Python
SystemVerilog RTL
Simulation-driven design
Quantization
Co-design
Performance modeling

Educación

Electrical Engineering or related
PhD welcome but not required

Herramientas

RTL engineering

Descripción del empleo

Normal Computing is seeking a Hardware ASIC Architect to define silicon and system microarchitecture for a novel AI accelerator platform, targeting large energy efficiency gains for LLM inference. This role leads hardware/software co-design with collaboration across compiler, RTL, and analog teams.

You will translate transformer architectures and diffusion execution flows into custom tiles, memory hierarchies, and interconnects, delivering throughput-per-watt on real workloads.

Consigue la evaluación confidencial y gratuita de tu currículum.

o arrastra y suelta tu archivo aquí

Similar jobs

Puestos de trabajo similares que vale la pena comparar

AI Accelerator Architect for Energy-Efficient LLM Silicon
AI Accelerator Architect for Energy-Efficient LLM Silicon

Normal Computing Corp. • Mountain View (CA)

Presencial
USD 260.000 - 420.000
AI Accelerator Architect - Energy-Efficient Compute
AI Accelerator Architect - Energy-Efficient Compute

Digitailor • Palo Alto (CA)

Presencial
USD 240.000 - 420.000
AI Accelerator Architect for Ultra-Efficient LLM Inference
AI Accelerator Architect for Ultra-Efficient LLM Inference

Normal Computing Corporation • Palo Alto (CA)

Presencial
USD 220.000 - 360.000
Lead ASIC Architect for Energy-Efficient AI Accelerators
Lead ASIC Architect for Energy-Efficient AI Accelerators

Normalcomputing • Mountain View (CA)

Presencial
USD 180.000 - 320.000
ASIC Architect, Principal (AI Inference)
ASIC Architect, Principal (AI Inference)

positron.ai • EE. UU.

A distancia
USD 180.000 - 240.000
Fully paid medical, dental, and vision
Life and disability coverage
Unlimited PTO
+3
ASIC Architect
ASIC Architect

Digitailor • Palo Alto (CA)

Presencial
USD 240.000 - 420.000
Senior ASIC Architect for AI Accelerators | SoC Design
Senior ASIC Architect for AI Accelerators | SoC Design

Delos Data • Palo Alto (CA)

Híbrido
USD 160.000 - 280.000
Equity
401k
Benefits
ASIC Architect
ASIC Architect

Delos Data Inc • EE. UU.

A distancia
USD 170.000 - 210.000
Senior ASIC Design Engineer — AI Inference Hardware
Senior ASIC Design Engineer — AI Inference Hardware

Tensordyne • Sunnyvale (CA)

Presencial
USD 180.000 - 260.000
Meals
Snacks & drinks
Unlimited PTO
+1
Principal ASIC Architect
Principal ASIC Architect

European Tech Recruit • San Francisco (CA)

Presencial
USD 250.000 - 420.000