Advanced Packaging Research Engineer (Chiplets & 3DIC)

Intel Corporation

Phoenix, Northern (AZ, KY)

Hybrid

USD 122,000 - 232,000

Full time

2 days ago
Be an early applicant
Application generator

An application made for this job — a tailored resume and cover letter that speak straight to the posting.

Get past ATS filters

Benefits offered by this job

Health benefits
Stock bonuses
Hybrid work model
Retirement plan

Job summary

Intel Corporation is seeking a Semiconductor Packaging Research Engineer to drive advanced packaging research and heterogeneous integration concepts, including chiplets and 2.5D/3DIC. The role emphasizes evaluating architectures, materials, interconnects, reliability risks, and manufacturability trade-offs for future products.

The candidate will contribute to DOE, qualification evidence, and technology readiness while collaborating across research, design, and manufacturing teams.

Qualifications

  • Master’s or Ph.D. in Mechanical Engineering, Electrical Engineering, Materials Science, Applied Physics, Computational Mechanics, Microelectronics, Semiconductor Manufacturing, or related field.

Responsibilities

  • Research advanced packaging concepts such as chiplets, heterogeneous integration, 2.5D/3DIC, hybrid bonding, interposer, and die-to-die interconnects.
  • Drive either process integration learning or modeling/simulation to assess feasibility, reliability, manufacturability, and technology readiness.
  • For process integration: Define integration flows, research vehicles, DOE, defect/yield learning, qualification evidence, and risk mitigation paths.
  • For modeling: Develop and validate thermal, thermo-mechanical, electrical, reliability, or multi-physics models using experimental and failure analysis data.
  • Translate product needs into research hypotheses, technical plans, and recommendations; document outputs through reports, design guidance, IP, publications, and development-transfer inputs.
  • Collaborate across research, design, process, materials, reliability, manufacturing, supplier, university, and ecosystem teams.

Skills

Semiconductor packaging research
Modeling/simulation
Reliability knowledge

Education

Master’s or Ph.D. in a relevant field

Tools

ANSYS
Abaqus
COMSOL
HFSS
Cadence
MATLAB
Python
JMP

Job description

Intel Corporation is seeking a Semiconductor Packaging Research Engineer to drive advanced packaging research and heterogeneous integration concepts, including chiplets and 2.5D/3DIC. The role emphasizes evaluating architectures, materials, interconnects, reliability risks, and manufacturability trade-offs for future products.

The candidate will contribute to DOE, qualification evidence, and technology readiness while collaborating across research, design, and manufacturing teams.

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Senior Electro-Thermal Packaging Engineer (Chiplet 2.5D/3D)
Senior Electro-Thermal Packaging Engineer (Chiplet 2.5D/3D)

Eliyan Corporation • San Francisco (CA)

On-site
USD 120,000 - 160,000
Excellent benefits
Fun work environment
Research Engineer - System Technology & 3D/2.5D Packaging
Research Engineer - System Technology & 3D/2.5D Packaging

Jobtailor • California (MO)

On-site
USD 140,000 - 190,000
Director, Advanced IC Packaging & Tech Strategy
Director, Advanced IC Packaging & Tech Strategy

Ledgent Technology • Sunnyvale (CA)

On-site
USD 185,000 - 225,000
Advanced Packaging Engineer — 2.5D/3D Interposers
Advanced Packaging Engineer — 2.5D/3D Interposers

SK hynix America • San Jose (CA)

On-site
USD 110,000 - 155,000
Top Tier health insurance at no employee cost
Paid time off (PTO) + Company Holidays + Happy Fridays
Paid Parental Leave Program
+4
IC Packaging Engineer - 2.5D/3D SoC Lead
IC Packaging Engineer - 2.5D/3D SoC Lead

Apple Inc. • Santa Clara (CA)

On-site
USD 143,000 - 265,000
Lead Packaging Architect: 2.5D/3D & Chiplet Systems
Lead Packaging Architect: 2.5D/3D & Chiplet Systems

MediaTek • San Jose (CA)

On-site
USD 171,000 - 272,000
Comprehensive health insurance
401(k) and parental leave
Performance bonuses
Semiconductor Packaging Research Engineer
Semiconductor Packaging Research Engineer

Intel Corporation • Phoenix (AZ), Northern (KY)

Hybrid
USD 122,000 - 232,000
Health benefits
Stock bonuses
Hybrid work model
+1
Distinguished Engineer — Advanced Packaging & 3DIC Design
Distinguished Engineer — Advanced Packaging & 3DIC Design

Synopsys, Inc. • Mountain View (CA)

On-site
USD 250,000 - 400,000
Health benefits
Competitive compensation
Senior 3D/2.5D Packaging Engineer for AI Chips
Senior 3D/2.5D Packaging Engineer for AI Chips

Broadcom Inc. • Irvine (CA)

On-site
USD 122,000 - 203,000
Senior 3D/2.5D Packaging Engineer – Interposer & Bridge
Senior 3D/2.5D Packaging Engineer – Interposer & Bridge

GlobalFoundries • Essex (MD)

On-site
USD 118,000 - 210,000