Enable job alerts via email!

Sr. Eng - HIG PSE Industrial Engineering, Lab Operation

MICRON SEMICONDUCTOR ASIA OPERATIONS PTE. LTD.

Singapore

On-site

SGD 70,000 - 90,000

Full time

9 days ago

Job summary

A leading semiconductor company in Singapore seeks an experienced engineer to enhance collaboration and operational excellence within the Product and Systems Engineering team. Responsibilities include managing reliability tests, driving process improvements, and providing training. Candidates should hold a relevant bachelor's degree and have over 5 years of experience in hardware/PCB design/debug. This role offers a dynamic environment with opportunities for innovation and project leadership.

Qualifications

  • 5+ years of experience in hardware/PCB design/debug.
  • Hands-on experience in ATE, wafer probe, or semiconductor test equipment.
  • Goal-oriented decision-making in complex situations.

Responsibilities

  • Establish a dashboard to monitor WIP lots.
  • Manage and execute reliability tests.
  • Drive automation projects for reliability operations.
  • Provide training on reliability processes.

Skills

Project management
Technical expertise in wafer-level reliability
Strong communication skills
Problem-solving abilities

Education

Bachelor's degree in relevant field

Tools

Semiconductor test equipment
Job description
Overview

Our vision is to transform how the world uses information to enrich life for all. Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence.

Join Our Team: Become part of the Product and Systems Engineering (PSE) Organization within the Heterogeneously Integrated Group (HIG) at Micron. In this role, you will facilitate and drive collaboration at the local site level between HIG PSE leadership and partner organizations. You will support various technical, engineering, government, and customer audits, maintain related documentation, and track commitments and action items to resolution.

Your role will be critical in bringing coordination to our engineering operations, including scheduling events to support our collaboration with key stakeholders and support key operational and global scheduling requests from the PSE leader. Your key responsibilities will include driving operational excellence of PSE stakeholder engagements: summits, large cross-functional meetings, and team building events. You will leverage your project management skills in helping the PSE leadership ensure the PSE Labs are equipped and resourced with the right teams, CapEX tools and OCAP materials.

Responsibilities
  • Turnaround Time (TAT) and Cycle time for Wafer level and Package-level Rel Ops
  • Establish a dashboard to monitor WIP lots for PSE rel ops
  • Establish the BKM for lab operation
  • Drive automation project for Rel ops
  • Manage and execute wafer-level and package-level reliability tests, including probe operations and test-level validation.
  • Ensure timely and accurate execution of reliability stress tests in alignment with engineering and process teams.
  • Maintain 6S+ compliance and lab safety standards.
  • Debug Station Support: Operate and maintain mega debug stations, including prober stations and package-level debug tools.
  • Project & Process Improvement: Initiate and lead lab improvement projects focused on cycle time reduction, efficiency gains, and operational excellence. Collaborate with cross-functional teams to identify bottlenecks and implement corrective actions.
  • Technical Expertise: Apply knowledge of wafer-level reliability (e.g., eWLR, pWLR) and test-level methodologies to support NPI and HVM activities. Develop and refine test specifications, procedures, and profiles in collaboration with engineering teams.
  • Training & Documentation: Provide training to engineers, technicians, and operators on reliability processes and debug procedures. Maintain accurate documentation of lab processes, test results, and improvement initiatives. Troubleshoot and resolve issues related to debug equipment and test flows.
Qualifications
  • Bachelor's degree in Business, Industrial Engineering, Engineering Management, Operations Research, Management Science, Computer Science, Engineering, or related technical field.
  • At least 5 years of experience in hardware/PCB design/debug with hands-on experience in ATE, wafer probe, or semiconductor test equipment.
  • Demonstrated ability to be goal-oriented and make decisions in complex situations.
  • Strong communication and problem-solving skills in cross-functional setups.
Get your free, confidential resume review.
or drag and drop a PDF, DOC, DOCX, ODT, or PAGES file up to 5MB.