Job Search and Career Advice Platform

Enable job alerts via email!

Back-End IC Engineer

WATT AI PTE. LTD.

Singapore

On-site

SGD 75,000 - 100,000

Full time

Yesterday
Be an early applicant

Generate a tailored resume in minutes

Land an interview and earn more. Learn more

Job summary

A technology firm in Singapore is seeking a Back-End IC Engineer to apply advanced design methodology in state-of-the-art technology nodes. Responsibilities include integration of SoC for physical design, building automation flows, and deep knowledge of backend digital design flows. Candidates should hold a Master’s in EE, CS, Math, or related field (PhD preferred). Proficiency in EDA tools and scripting is essential. This role offers opportunities to work on cutting-edge technology in a dynamic environment.

Qualifications

  • Deep understanding of backend digital design flow.
  • Proficient in physical constraints and handling EDA tools.

Responsibilities

  • Understanding of SoC for physical design integration.
  • Build automation flows for design efficiency.

Skills

Understanding of SoC
Functional knowledge of P&R flows
Proficient in timing constraints
Proficient in handling EDA tools
Proficiency in scripting languages

Education

Master’s Degree in EE, CS, Math, Physics or related subjects
PhD preferred

Tools

Genus
Innovus
Quantus
Tempus
DC
Star-RCXT
PrimeTime
PrimeRail
Voltus
Redhawk
Job description

As a Back-End IC Engineer, you will apply the latest design methodology and milestone flow to deliver state-of-the-art design over advanced technology node from RTL to GDSII. You should have very good experience in layout activities of block and level, including floor-planning, partitioning, placement, clock tree synthesis, route and physical verification.

Responsibilities
  1. Understanding of SoC for top-down/bottom-up physical design integration in advanced technologies.
  2. Must have deep functional knowledge of P&R flows, should be able to catch up quickly on internal flows.
  3. Must have knowledge of P&R, Extraction, Physical Verification, STA, ECO.
  4. Build automation flows wherever needed/adapt to existing flows for re-use.
Key Qualifications
  1. A Master’s Degree in EE, CS, Math, Physics or related subjects, PhD preferred.
  2. A deep understanding of backend digital design flow.
  3. Proficient in timing constraints, physical constraints.
  4. Proficient in handling EDA tools across floorplan/partition/placement/CTS/route stages for SoC top-level.
  5. Proficient with backend EDA tools Genus/Innovus/Quantus/Tempus, DC/Star-RCXT/PrimeTime, PrimeRail/Voltus, Redhawk
Preferred Qualifications
  1. Proficiency in scripting languages (e.g., Tcl, Perl)
Get your free, confidential resume review.
or drag and drop a PDF, DOC, DOCX, ODT, or PAGES file up to 5MB.