ASIC Digital Verification, Sr Engineer

Synopsys, Inc.

Moreira

On-site

EUR 18,000 - 24,000

Part time

4 days ago
Be an early applicant

A complete application in a minute

Tailored resume and cover letter, ready to send.

Get past ATS filters

Job summary

Synopsys, Inc. is offering an entry-level verification-focused role in Porto, Portugal. You will learn to verify DisplayPort and HDMI IP using industry-standard tools, under mentorship from senior engineers who guide your development.

The role emphasizes learning UVM, SystemVerilog, and functional safety practices. You will contribute to test case development, run simulations, debug failures, and grow your verification skills within a global IP team.

Qualifications

  • Bachelor's or Master's degree in Electronic Engineering, Computer Science or related field.
  • Exposure to Verilog or SystemVerilog in academic projects is desirable.
  • Familiarity with UVM and SystemVerilog is a plus.

Responsibilities

  • Write test cases and develop UVM testbench components under guidance from senior engineers.
  • Run simulations, analyze results, and document coverage progress.
  • Debug simulation failures using waveforms and logs with team support.
  • Help build agentic workflows for verification, including test planning and coverage analysis.
  • Learn to apply SystemVerilog assertions and functional coverage techniques.
  • Support functional safety verification activities for ISO 26262 compliance.

Skills

Team collaboration
Problem solving
English communication

Education

Bachelor's or Master's in Electronic Engineering / Computer Science

Tools

Verilog
VHDL
SystemVerilog
UVM
Unix
Scripting basics

Job description

We Are

Synopsys is the leader in engineering solutions from silicon to systems, enabling customers to rapidly innovate AI-powered products. We deliver industry-leading silicon design, IP, simulation and analysis solutions, and design services. We partner closely with our customers across a wide range of industries to maximize their R&D capability and productivity, powering innovation today that ignites the ingenuity of tomorrow.

You Are

You are starting your career in digital verification, or you have some early experience and want to deepen your skills. Maybe you have worked with Verilog or SystemVerilog in university projects, or perhaps you have done an internship where you ran simulations and debugged testbenches.

At Synopsys, you will learn to verify DisplayPort and HDMI IP using industry-standard tools and practices, with mentorship from experienced engineers who will guide your development.

What You'll Be Doing
  • Write test cases and develop UVM testbench components under guidance from senior engineers
  • Run simulations, analyze results, and document coverage progress
  • Debug simulation failures using waveforms and logs with team support
  • Work with frontier AI models and build agentic workflows for verification, from automated testbench creation and test planning to coverage analysis and closure
  • Learn to apply SystemVerilog assertions and functional coverage techniques
  • Support functional safety verification activities for ISO 26262 compliance
The Impact You Will Have
  • Your test cases will help ensure Synopsys IP meets quality standards before customer delivery
  • Your verification work will help catch bugs before they reach silicon
  • Your contributions will support automotive certification efforts for functional safety
  • Your growth as a verification engineer will add capacity to the team
What You'll Need
  • Bachelor's or Master's degree in Electronic Engineering, Computer Science, or related field
  • Understanding of IC design flows and basic verification concepts
  • Familiarity with Verilog or VHDL from coursework or previous projects
  • Exposure to SystemVerilog and UVM, even if not yet used in production
  • Basic comfort with Unix environments and willingness to learn scripting
  • Experience building AI agents, agentic workflows, and AI-driven engineering automation will be a distinct advantage
  • Good problem-solving skills and strong communication in English
Who You Are
  • You ask questions when you need clarity rather than making assumptions
  • You learn from code reviews and apply feedback to improve your work
  • You can explain what you are working on and where you need help
  • You are motivated to develop your verification skills and grow technically
  • You work well in a team and contribute positively to collaboration
The Team You'll Be Part Of

You will join the IP team developing DisplayPort and HDMI digital controllers. This global team provides mentorship to help you grow as a verification engineer. You will work with senior engineers who will guide your development in UVM methodology and protocol verification. Short-term travel may occasionally be required.

Rewards and Benefits

We offer a comprehensive range of health, wellness, and financial benefits to cater to your needs. Our total rewards include both monetary and non-monetary offerings. Your recruiter will provide more details about the salary range and benefits during the hiring process.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

ASIC Digital Design, Sr Staff Engineer
ASIC Digital Design, Sr Staff Engineer

Synopsys, Inc. • Porto

On-site
EUR 55,000 - 85,000
ASIC Digital Design, Sr Staff Engineer
ASIC Digital Design, Sr Staff Engineer

Synopsys Inc • Moreira

On-site
EUR 55,000 - 75,000
Senior Hardware Engineer
Senior Hardware Engineer

Synopsys, Inc. • Porto

Hybrid
EUR 70,000 - 90,000
Health benefits
Financial benefits
Senior ASIC Verification Engineer — AI-Driven Testbenches
Senior ASIC Verification Engineer — AI-Driven Testbenches

Synopsys, Inc. • Moreira

On-site
EUR 18,000 - 24,000
Security Digital Design Engineer, Staff
Security Digital Design Engineer, Staff

Synopsys Inc • Moreira

On-site
EUR 60,000 - 90,000
ASIC Digital Design, Staff Engineer
ASIC Digital Design, Staff Engineer

Synopsys Inc • Moreira

On-site
EUR 55,000 - 75,000
Health benefits
Wellness programs
Financial benefits
System Validation Engineer
System Validation Engineer

Synopsys Inc • Porto Salvo

Hybrid
EUR 55,000 - 85,000
System Validation Engineer
System Validation Engineer

Synopsys • Porto Salvo

Hybrid
EUR 55,000 - 75,000
Remote work options
Onsite lab in Lisbon
Asic Digital Design, Staff Engineer
Asic Digital Design, Staff Engineer

Synopsys • Viseu

On-site
EUR 70,000 - 100,000
Health benefits
Wellness programs
Financial rewards
Security Digital Design Engineer, Staff
Security Digital Design Engineer, Staff

Synopsys, Inc. • Moreira

On-site
EUR 60,000 - 90,000
Top locations