Security Digital Design Engineer, Staff

Synopsys Inc

Moreira

On-site

EUR 60,000 - 90,000

Full time

13 hours ago
Be an early applicant

Get a reply from this employer

Your resume and cover letter, tailored to exactly what they’re hiring for.

Get past ATS filters

Job summary

Synopsys Porto is seeking an ASIC Digital Design Engineer focused on RTL design and security-conscious IP development. You will design and verify security IP cores, working with an international team across time zones.

Requirements include MSc/PhD in EE or CS and 3+ years in RTL design, SystemVerilog, and ASIC verification. Collaboration on security-driven IP is essential for this role.

Qualifications

  • MSc or PhD in Electrical Engineering or Computer Science (or related).
  • 3+ years of RTL design experience for hardware IP components with hands-on SystemVerilog.
  • Ability to create detailed specifications for test environments.
  • Proficiency in ASIC verification using SystemVerilog, UVM, and Verilog.
  • Strong understanding of IC design flows and problem-solving skills.
  • Experience with hardware security concepts or cryptographic IP is a plus.

Responsibilities

  • Design and implement RTL in Verilog and SystemVerilog for Security IP cores.
  • Build and maintain test environments for digital hardware Security IP using SystemVerilog and UVM.
  • Verify IP cores and subsystems with modern verification techniques including UVM testbenches and formal verification tools.
  • Collaborate with hardware and software security engineers to analyze functional correctness and performance.
  • Contribute to detailed design specifications, verification plans, and documentation.
  • Work within an international team across time zones, coordinating reviews and milestones.

Skills

RTL design
SystemVerilog
UVM
Verilog
Security IP

Education

MSc or PhD in Electrical Engineering

Tools

Formal verification tools

Job description

We Are

Synopsys is the leader in engineering solutions from silicon to systems, enabling customers to rapidly innovate AI-powered products. We deliver industry-leading silicon design, IP, simulation and analysis solutions, and design services. We partner closely with our customers across a wide range of industries to maximize their R&D capability and productivity, powering innovation today that ignites the ingenuity of tomorrow.

We Are

Synopsys is the leader in engineering solutions from silicon to systems, enabling customers to rapidly innovate AI-powered products. We deliver industry-leading silicon design, IP, simulation and analysis solutions, and design services. We partner closely with our customers across a wide range of industries to maximize their R&D capability and productivity, powering innovation today that ignites the ingenuity of tomorrow.

You Are

You are a passionate and skilled ASIC Digital Design Engineer with knowledge in RTL design and verification and focus on building hardware that must be both performant and secure. Your work in digital design has taught you that security cannot be an afterthought, it must be architected into the IP from the beginning. You understand the interplay between hardware design decisions and security implications, and you make design choices that account for both functional correctness and threat resilience. You have a keen interest in working on cutting-edge technologies and are eager to contribute to the development of state-of-the-art IP cores and subsystems. You thrive in a collaborative environment and are excited about the opportunity to work with an international team of experts. You possess excellent problem-solving and debugging skills and are adept at communicating complex technical concepts effectively. You are committed to continuous learning and professional growth, and you are enthusiastic about making a significant impact in the fields of Hardware Security, High Performance Computing, Artificial Intelligence, and Automotive.

What You'll Be Doing
  • Design and implement RTL in Verilog and SystemVerilog for Security IP cores, translating security requirements into synthesizable, verifiable hardware
  • Build and maintain test environments for digital hardware Security IP using SystemVerilog and UVM, ensuring coverage of corner cases and attack scenarios
  • Verify IP cores and subsystems using modern verification techniques including UVM testbenches and formal verification tools
  • Collaborate with hardware and software security engineers to analyse functional correctness and performance of embedded IP solutions across threat models
  • Contribute to detailed design specifications, verification plans, and documentation that support global development and customer integration
  • Work within an international team across time zones, coordinating design reviews, debugging sessions, and milestone deliveries
The Impact You Will Have
  • Strengthen the security posture of IP cores that protect critical systems in automotive, AI, and high-performance computing applications
  • Enable faster SoC integration by delivering IP that meets strict performance, power, and area requirements without compromising security
  • Reduce customer risk and time-to-market by ensuring IP is verified to the highest standards before it ships
  • Driving innovation in the fields of CyberSecurity, High Performance Computing, Artificial Intelligence, and Automotive.
  • Advance the state of hardware security design within Synopsys, contributing techniques and methods that influence future IP development
  • Support the growth of Synopsys Security IP in high-growth markets where trust and resilience are non-negotiable
  • Help maintain Synopsys' leadership position in delivering silicon IP that customers depend on for differentiation and compliance
What You'll Need
  • MSc or PhD in Electrical Engineering or Computer Science.
  • 3+ years of strong working knowledge of RTL design for hardware IP components, with hands-on experience writing synthesizable SystemVerilog
  • Ability to create detailed specifications for test environments.
  • Proficiency in ASIC verification using System Verilog, UVM, and or Verilog
  • Strong understanding of IC Design flows and exceptional problem-solving and debugging skills.
  • Experience with hardware security concepts or cryptographic IP is a plus
Who You Are
  • A strong communicator with excellent written and verbal skills.
  • A team player who thrives in a collaborative international environment.
  • An innovative thinker who is passionate about technology and continuous improvement.
  • Detail-oriented and committed to delivering high-quality work.
  • Adaptable and able to manage multiple tasks effectively.
The Team You'll Be Part Of

You will be joining the Security IP team in Porto, a dynamic group focused on extending Synopsys Security IP into markets including CyberSecurity, High Performance Computing, Artificial Intelligence, and Automotive. The team is made up of hardware and software security experts working together to develop state-of-the-art IP cores and subsystems. Collaboration, creativity, and a commitment to excellence define how the team operates.

Rewards And Benefits

We offer a comprehensive range of health, wellness, and financial benefits to cater to your needs. Our total rewards include both monetary and non-monetary offerings. Your recruiter will provide more details about the salary range and benefits during the hiring process.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Security Digital Design Engineer
Security Digital Design Engineer

Synopsys, Inc. • Porto

Hybrid
EUR 60,000 - 90,000
Health benefits
Financial benefits
Salary range discussed
Security Digital Design Engineer, Staff
Security Digital Design Engineer, Staff

Synopsys, Inc. • Moreira

On-site
EUR 60,000 - 90,000
Security Digital Design Engineer
Security Digital Design Engineer

Synopsys Inc • Moreira

On-site
EUR 70,000 - 110,000
Asic Digital Design, Staff Engineer
Asic Digital Design, Staff Engineer

Synopsys • Viseu

On-site
EUR 70,000 - 100,000
Health benefits
Wellness programs
Financial rewards
ASIC Digital Design, Principal Engineer
ASIC Digital Design, Principal Engineer

Synopsys, Inc. • Porto

Remote
EUR 110,000 - 170,000
Health benefits
Wellness programs
Financial rewards
Staff Digital Design Engineer — Security IP (RTL/Verilog)
Staff Digital Design Engineer — Security IP (RTL/Verilog)

Synopsys, Inc. • Moreira

On-site
EUR 60,000 - 90,000
Project Engineering Management, Principal Engineer
Project Engineering Management, Principal Engineer

Synopsys Inc • Moreira

On-site
EUR 85,000 - 120,000
Analog Design, Sr Staff Engineer
Analog Design, Sr Staff Engineer

Synopsys Inc • Porto Salvo

On-site
EUR 60,000 - 80,000
Comprehensive health benefits
Wellness programs
Financial benefits
Project Engineering Management, Principal Engineer at Synopsys
Project Engineering Management, Principal Engineer at Synopsys

Synopsys • Porto

Hybrid
EUR 70,000 - 110,000
Health benefits
Wellness programs
Financial rewards
Project Engineering Management, Principal Engineer
Project Engineering Management, Principal Engineer

Synopsys • Viseu

On-site
EUR 90,000 - 150,000
Health and wellness benefits
Financial benefits