SoC Verification Lead: UVM Architect & Protocol Expert

SkyeChip Berhad

Penang

On-site

MYR 180,000 - 300,000

Full time

6 days ago
Be an early applicant

Get a reply from this employer

Your resume and cover letter, tailored to exactly what they’re hiring for.

Get past ATS filters

Benefits offered by this job

Stock options
Competitive pay
Unlimited career advancement

Job summary

SkyeChip Berhad is seeking an experienced SoC Design Verification Lead to drive verification strategy and execution for complex SoC projects. The role requires strong SystemVerilog and UVM expertise, leadership of verification teams, and collaboration across design, firmware, IP, and system teams in Malaysia.

You will architect verification plans, testbench frameworks, coverage models, and regression strategies, and manage project schedules to meet milestones.

Qualifications

  • Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, Computer Science, or a related field.

Responsibilities

  • Define and execute verification strategies for complex SoCs and subsystems.
  • Lead the development of scalable UVM-based verification environments.
  • Architect verification plans, testbenches, coverage models, and regression strategies.
  • Drive verification closure through functional and code coverage, assertions, and bug convergence tracking.
  • Collaborate with design, architecture, firmware, IP, and system teams to ensure verification completeness.
  • Review verification architectures, test plans, and critical verification deliverables.

Skills

Technical leadership
Verification strategy
Project planning
Cross-team collaboration

Education

Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, Computer Science, or related field

Tools

UVM
SystemVerilog

Job description

SkyeChip Berhad is seeking an experienced SoC Design Verification Lead to drive verification strategy and execution for complex SoC projects. The role requires strong SystemVerilog and UVM expertise, leadership of verification teams, and collaboration across design, firmware, IP, and system teams in Malaysia.

You will architect verification plans, testbench frameworks, coverage models, and regression strategies, and manage project schedules to meet milestones.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

SoC Design Verification - Lead
SoC Design Verification - Lead

SkyeChip Berhad • Penang

On-site
MYR 180,000 - 300,000
Stock options
Competitive pay
Unlimited career advancement
Senior ASIC DV Lead — UVM, Formal & Emulation
Senior ASIC DV Lead — UVM, Formal & Emulation

SkyeChip Berhad • Penang

On-site
MYR 180,000 - 320,000
Senior Digital Design Architect — SoCs/ASICs
Senior Digital Design Architect — SoCs/ASICs

SkyeChip Berhad • Penang

On-site
MYR 120,000 - 180,000
Stock options
Head of Design Verification for SoC — Strategy & Leadership
Head of Design Verification for SoC — Strategy & Leadership

UST • Penang

On-site
MYR 180,000 - 320,000
Senior Design Verification Lead - UVM & Testbench Automation
Senior Design Verification Lead - UVM & Testbench Automation

Agensi Pekerjaan Executive Recruiters • Kuala Lumpur

On-site
MYR 180,000 - 240,000
SoC/AI-SoC Verification Engineer (UVM/SystemVerilog)
SoC/AI-SoC Verification Engineer (UVM/SystemVerilog)

XINPAL (MALAYSIA) SDN. BHD. • Bayan Lepas

On-site
MYR 70,000 - 110,000
Lead FPGA/SoC Verification Architect
Lead FPGA/SoC Verification Architect

Lattice Semiconductor • George Town

On-site
MYR 180,000 - 240,000
Design Verification Engineer
Design Verification Engineer

XINPAL (MALAYSIA) SDN. BHD. • Bayan Lepas

On-site
MYR 70,000 - 110,000
Staff Verification Architect — FPGA/SoC IPs
Staff Verification Architect — FPGA/SoC IPs

Lattice Semiconductor • George Town

On-site
MYR 180,000 - 300,000
Senior FPGA/ASIC Verification Lead (SystemVerilog/UVM)
Senior FPGA/ASIC Verification Lead (SystemVerilog/UVM)

Lattice Semiconductor Corp. • Malaysia

Hybrid
MYR 120,000 - 180,000