IP Verification Engineer — Penang, Malaysia (1–6 yrs)

UST Malaysia

Penang

On-site

MYR 60,000 - 100,000

Full time

14 days+
Application generator

Turn this role into an interview — a resume and cover letter built around what this employer wants.

Get past ATS filters

Job summary

UST Malaysia in Penang is seeking a Digital IP Verification Engineer to join a team verifying complex IPs and driving milestones. You will build verification environments and UVM/OVM testbenches based on chip requirements, and work across RTL, power-aware, and gate-level verification.

The ideal candidate holds a Bachelor’s degree in Electrical/Electronic Engineering or related and has 1–6 years of hands-on SV/UVM verification experience, with knowledge of ASIC concepts and scripting skills a

Qualifications

  • Bachelor’s degree in Electrical/Electronic Engineering or related.
  • 1–6 years of hands-on experience in digital IP verification using SV/UVM or similar methodologies.
  • Solid knowledge of ASIC verification concepts.
  • Willing to relocate and work in Penang, Malaysia.

Responsibilities

  • Be part of a team verifying complex IPs and driving them to closure against challenging milestones.
  • Build verification environments and UVM/OVM testbenches based on chip requirements.
  • Work across RTL, power-aware, and gate-level verification.

Skills

Digital IP verification
SV/UVM
ASIC verification concepts
Perl/Python scripting

Education

Bachelor’s degree in Electrical/Electronic Engineering or related

Tools

Perl/Python

Job description

UST Malaysia in Penang is seeking a Digital IP Verification Engineer to join a team verifying complex IPs and driving milestones. You will build verification environments and UVM/OVM testbenches based on chip requirements, and work across RTL, power-aware, and gate-level verification.

The ideal candidate holds a Bachelor’s degree in Electrical/Electronic Engineering or related and has 1–6 years of hands-on SV/UVM verification experience, with knowledge of ASIC concepts and scripting skills a

Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

Design Verification Engineer
Design Verification Engineer

UST Malaysia • Penang

On-site
MYR 60,000 - 100,000
Formal Verification Engineer: IP-Level, SVA & UVM Expert
Formal Verification Engineer: IP-Level, SVA & UVM Expert

UST • Penang

On-site
MYR 120,000 - 160,000
Senior Design Verification Engineer
Senior Design Verification Engineer

AllwaysFirst • Penang

On-site
MYR 120,000 - 180,000
Senior IP Verification Engineer (Vision & SoC)
Senior IP Verification Engineer (Vision & SoC)

XPENG • Kuala Lumpur

On-site
MYR 100,000 - 179,000
Attractive salary package incl. with a
pension
Bonus potential
IP-Level Verification Engineer - Formal & UVM FPV
IP-Level Verification Engineer - Formal & UVM FPV

ThunderSoft • Penang

On-site
MYR 60,000 - 90,000
Senior USB IP Verification Engineer - Hybrid Role
Senior USB IP Verification Engineer - Hybrid Role

Intel Corporation • Malaysia

Hybrid
MYR 120,000 - 180,000
Senior RTL Verification Engineer - UVM, SystemVerilog & FPV
Senior RTL Verification Engineer - UVM, SystemVerilog & FPV

AllwaysFirst • Penang

On-site
MYR 120,000 - 180,000
Senior IC Verification Engineer — UVM/SystemVerilog
Senior IC Verification Engineer — UVM/SystemVerilog

Bitdeer (NASDAQ: BTDR) • Penang

On-site
MYR 120,000 - 180,000
Senior IP/SoC Verification Engineer - SystemVerilog/UVM
Senior IP/SoC Verification Engineer - SystemVerilog/UVM

Private Advertiser • Penang

On-site
MYR 120,000 - 180,000
Senior PCIe Verification Engineer (SystemVerilog/UVM)
Senior PCIe Verification Engineer (SystemVerilog/UVM)

UST • Penang

On-site
MYR 70,000 - 110,000