SRAM Mask Layout Designer — Early-Career Innovator

Qualcomm

Tijuana

Presencial

MXN 180.000 - 300.000

Jornada completa

14 días+
Generador de candidaturas

Destaca para este puesto: genera un currículum y una carta de presentación adaptados en cuestión de un minuto.

Supera los filtros ATS

Descripción de la vacante

QUALCOMM SEMICONDUCTORES Y SISTEMAS AVANZADOS DE BAJA CALIFORNIA is seeking an entry-level SRAM Mask Layout Designer to join the memory design team in Tijuana. You will contribute to physical layout work for SRAM and memory blocks, using Cadence Virtuoso and related CAD tools.

You will verify layouts with DRC, LVS, and ERC, and collaborate with circuit designers to ensure performance and manufacturability. You will engage with the international design team and report progress regularly.

Formación

  • Associate’s degree/Certificate in Computer Science, Mathematics, Electrical Engineering or related field.
  • Basic understanding of CMOS technology and IC design principles.
  • Strong attention to detail and ability to work in a team environment.

Responsabilidades

  • Create physical layouts for SRAM and memory blocks using CAD tools (e.g., Cadence Virtuoso).
  • Perform DRC, LVS, and ERC verification on layouts.
  • Collaborate with circuit designers to meet performance and manufacturability requirements.
  • Maintain layout database using Design Management software.
  • Report design status clearly to layout and engineering teams; track schedules.

Conocimientos

CMOS technology
Teamwork
Attention to detail
Scripting (Python)

Educación

Associate’s degree in Electrical Engineering
Associate’s degree in Computer Science
Bachelor’s degree in Electrical Engineering or Computer Science

Herramientas

Cadence Virtuoso
Design Management software

Descripción del empleo

QUALCOMM SEMICONDUCTORES Y SISTEMAS AVANZADOS DE BAJA CALIFORNIA is seeking an entry-level SRAM Mask Layout Designer to join the memory design team in Tijuana. You will contribute to physical layout work for SRAM and memory blocks, using Cadence Virtuoso and related CAD tools.

You will verify layouts with DRC, LVS, and ERC, and collaborate with circuit designers to ensure performance and manufacturability. You will engage with the international design team and report progress regularly.

Consigue la evaluación confidencial y gratuita de tu currículum.
o arrastra y suelta tu archivo aquí
Similar jobs

Puestos de trabajo similares que vale la pena comparar

Memory Mask Layout Designer
Memory Mask Layout Designer

Qualcomm • Tijuana

Presencial
MXN 180.000 - 300.000
DRAM Layout Design Engineer
DRAM Layout Design Engineer

3050 Micron Semiconductor Mexico, S.de R.L. de C.V. • Jalisco

Presencial
MXN 693.000 - 1.041.000
DRAM Layout Design Engineer – IP Layout & Verification Lead
DRAM Layout Design Engineer – IP Layout & Verification Lead

3050 Micron Semiconductor Mexico, S.de R.L. de C.V. • Jalisco

Presencial
MXN 867.000 - 1.389.000
DRAM Design Technology Layout Engineer
DRAM Design Technology Layout Engineer

Micron Technology, Inc • Tlaquepaque

Presencial
MXN 693.000 - 1.041.000
Medical, dental, and vision plans
Paid family leave
Robust paid time-off program
+1
Lead DRAM Layout Design Engineer — Mixed-Signal Focus
Lead DRAM Layout Design Engineer — Mixed-Signal Focus

3050 Micron Semiconductor Mexico, S.de R.L. de C.V. • Jalisco

Presencial
MXN 600.000 - 800.000
DRAM Design Tech Layout Engineer
DRAM Design Tech Layout Engineer

Micron Technology, Inc • Tlaquepaque

Presencial
MXN 1.214.000 - 1.562.000
Medical, dental, and vision plans
Paid family leave
Paid time-off and holidays
DRAM Layout Design Engineer - CAD & Verification
DRAM Layout Design Engineer - CAD & Verification

Micron Technology, Inc • Tlaquepaque

Presencial
MXN 520.000 - 781.000
Medical, dental and vision plans
Paid family leave
Paid time-off program
+1
DRAM Layout Engineer: Lead IP Layout & Verification
DRAM Layout Engineer: Lead IP Layout & Verification

Micron Technology, Inc • Tlaquepaque

Presencial
MXN 1.214.000 - 1.562.000
Medical, dental, and vision plans
Paid family leave
Paid time-off and holidays
DRAM IP Layout Engineer — Precision & Leadership
DRAM IP Layout Engineer — Precision & Leadership

Micron Technology • Tlaquepaque

Presencial
MXN 1.041.000 - 1.389.000
DRAM Layout Engineer: VLSI/EDA Design
DRAM Layout Engineer: VLSI/EDA Design

Micron Technology • Tlaquepaque

Presencial
MXN 89.000 - 167.000