DRAM IP Layout Intern — Automation & Verification

Micron Technology

Jalisco

Presencial

MXN 223.000 - 312.000

A tiempo parcial

14 días+
Generador de candidaturas

An application made for this job — a tailored resume and cover letter that speak straight to the posting.

Supera los filtros ATS

Descripción de la vacante

Micron is seeking a Layout Design Engineering Intern to contribute to the development and verification of IP layout cells used in memory products. You will work with experienced layout engineers on floorplanning, placement, routing, and physical verification.

You will have the opportunity to develop automation solutions with scripting and AI-supported development, gaining hands-on experience with industry-standard EDA tools and advancing semiconductor memory technologies.

Formación

  • Pursuing a Bachelor’s degree in Electrical Engineering or related field, with expected graduation Dec 2027.
  • Experience with at least one scripting language such as Python or Perl.
  • Strong time management and organizational skills with ability to multi-task.
  • Effective verbal and written communication skills.

Responsabilidades

  • Develop the layout of selected analog and digital IP layout cells under guidance.
  • Perform DRC and LVS verification and document findings.
  • Create and deliver technical reports summarizing design work and verification results.
  • Design and implement a SKILL-based automation solution to improve layout design or verification processes.
  • Support engineering activities through AI-assisted development methodologies and productivity tools.

Conocimientos

Python/Perl scripting
Time management
Communication skills

Educación

Bachelor’s degree in Electrical Engineering

Herramientas

Cadence
Synopsys

Descripción del empleo

Micron is seeking a Layout Design Engineering Intern to contribute to the development and verification of IP layout cells used in memory products. You will work with experienced layout engineers on floorplanning, placement, routing, and physical verification.

You will have the opportunity to develop automation solutions with scripting and AI-supported development, gaining hands-on experience with industry-standard EDA tools and advancing semiconductor memory technologies.

Consigue la evaluación confidencial y gratuita de tu currículum.

o arrastra y suelta tu archivo aquí

Similar jobs

Puestos de trabajo similares que vale la pena comparar

DRAM IP Layout Intern — Automation & Verification
DRAM IP Layout Intern — Automation & Verification

micron • Xalisco

Presencial
MXN 134.000 - 201.000
DRAM IP Layout Intern — Automation & AI
DRAM IP Layout Intern — Automation & AI

Micron Technology • Tlaquepaque

Presencial
MXN 45.000 - 89.000
DRAM IP Layout Intern: AI-Driven Automation & Verification
DRAM IP Layout Intern: AI-Driven Automation & Verification

Micron Technology, Inc. • Tlaquepaque

Presencial
MXN 134.000 - 201.000
DRAM IP Layout Intern: Design & Automation
DRAM IP Layout Intern: Design & Automation

Micron Technology, Inc • Tlaquepaque

Presencial
MXN 89.000 - 156.000
Relocation TBD
DRAM Layout Engineer Intern — CMOS & EDA Focus
DRAM Layout Engineer Intern — CMOS & EDA Focus

micron • Xalisco

Presencial
MXN 89.000 - 179.000
DRAM Layout Engineer Intern: Hands-on VLSI & EDA
DRAM Layout Engineer Intern: Hands-on VLSI & EDA

Micron Technology, Inc. • Tlaquepaque

Presencial
MXN 167.000 - 223.000
DRAM Layout Engineer: Analog & Digital Design
DRAM Layout Engineer: Analog & Digital Design

Micron • Jalisco

Presencial
MXN 134.000 - 201.000
DRAM IP Development Layout (Internship)
DRAM IP Development Layout (Internship)

Micron Technology • Tlaquepaque

Presencial
MXN 45.000 - 89.000
DRAM IP Development Layout (Internship)
DRAM IP Development Layout (Internship)

micron • Xalisco

Presencial
MXN 134.000 - 201.000
DRAM Layout Engineer: VLSI/EDA Design
DRAM Layout Engineer: VLSI/EDA Design

Micron Technology • Tlaquepaque

Presencial
MXN 89.000 - 167.000