Don’t send a generic resume — generate a resume and cover letter tailored to this exact role.
Get past ATS filters
Job summary
A technology solutions company in India seeks a skilled professional to develop RTL blocks and work on various digital designs. Candidates should have a BE/B.Tech./MS/M.Tech. in Electronics or related fields, along with strong skills in Verilog and a solid understanding of micro-level architecture. An excellent team player who can guide juniors is preferred. Responsibilities include creating FSMs from descriptions, executing use case scenarios, and working on clock domain crossings.
Qualifications
Understanding block guides and creating FSM from the description.
Ability to understand micro-level architecture.
Developing RTL blocks from scratch to synthesis clearance.
Developing and executing system use case scenarios.
Experience working on clock domain crossing.
Responsibilities
Understand block guides and create FSM.
Develop RTL blocks from scratch.
Execute system use case scenarios.
Work on clock domain crossing.
Work on clock domain crossing.
Mentor juniors and work well in a team.
Skills
Excellent digital skill set
Logic development
Good experience in Verilog
RTL coding
Working on NoC
Protocol knowledge - AXI/ AHB/ APB/ Tilelink
Education
BE/B.Tech./MS/M.Tech. (Electronics or Electronics & Communication)
Tools
Synthesys tools
Linting tools
CDC tools
Job description
Education Requirements
BE/B.Tech./MS/M.Tech.(Electronics or Electronics & Communication)
Key Responsibilities
Able to understand block guides, create FSM from the description.
Should be able to understand micro level architecture
Develop RTL blocks from scratch and reach a point of synthesis clearance.
Develop and execution of system use case scenarios
Work on clock domain crossing will add more in skill‑set