Senior Rtl Design Engineer

Scaledge

Hyderabad, Ahmedabad District, Bengaluru

Hybrid

INR 1,200,000 - 1,800,000

Full time

4 days ago
Be an early applicant

Get a reply from this employer

Your resume and cover letter, tailored to exactly what they’re hiring for.

Get past ATS filters

Job summary

Scaledge is seeking an experienced RTL Design Engineer to design, develop, and implement RTL for complex digital designs across multiple locations in India. The role emphasizes Verilog/SystemVerilog, microarchitecture development, and integration of PCIe, Ethernet, and AMBA IPs.

You will collaborate with architecture, verification, and physical design teams to ensure RTL quality and optimize for PPA. A strong foundation in digital design and ASIC flow is essential.

Qualifications

  • Proficient in RTL coding with Verilog/SystemVerilog.
  • Strong digital design fundamentals.
  • Experience with microarchitecture development.
  • Knowledge of FSM, pipelines, datapath, and control logic.
  • Experience with PCIe, Ethernet, AMBA protocols.
  • Understanding of ASIC design flow.
  • Experience with RTL simulation, debugging, and synthesis.
  • Knowledge of timing constraints and PPA optimization.
  • Strong analytical and problem-solving skills.

Responsibilities

  • Design, develop, and implement RTL for complex digital designs.
  • Perform RTL coding using Verilog and SystemVerilog.
  • Develop and implement microarchitecture specifications.
  • Work on block-level and subsystem-level RTL design.
  • Implement and integrate protocol-based IPs such as PCIe, Ethernet, and AMBA.
  • Collaborate with architecture, verification, and physical design teams.
  • Perform RTL debugging, code reviews, and design optimization.
  • Ensure RTL quality through linting, synthesis, and design verification.
  • Optimize RTL for Power, Performance, and Area (PPA).
  • Participate in design reviews and technical discussions.
  • Develop design documentation and microarchitecture specifications.

Skills

RTL coding
Digital design
Microarchitecture
Verilog/SystemVerilog
High-speed protocols
Debugging/verification
PPA optimization

Education

Bachelor's or Master's in Electronics/Electrical/VLSI

Tools

EDA tools

Job description

Job Title: RTL Design Engineer
Experience: 4 - 10 Years
Location: Bangalore, Hyderabad, Ahmedabad, Bhubaneswar, Pune, Noida.
Domain: VLSI / ASIC Design

Job Overview

We are looking for an experienced RTL Design Engineer with strong expertise in RTL coding, microarchitecture, and digital design. The candidate should have hands-on experience in RTL development using Verilog/SystemVerilog and a good understanding of high-speed communication protocols such as PCIe, Ethernet, and AMBA.

Key Responsibilities

  • Design, develop, and implement RTL for complex digital designs.
  • Perform RTL coding using Verilog and SystemVerilog.
  • Develop and implement microarchitecture specifications.
  • Work on block-level and subsystem-level RTL design.
  • Implement and integrate protocol-based IPs such as PCIe, Ethernet, and AMBA.
  • Collaborate with architecture, verification, and physical design teams.
  • Perform RTL debugging, code reviews, and design optimization.
  • Ensure RTL quality through linting, synthesis, and design verification.
  • Optimize RTL for Power, Performance, and Area (PPA).
  • Participate in design reviews and technical discussions.
  • Develop design documentation and microarchitecture specifications.

Required Skills

  • Strong experience in RTL coding using Verilog/SystemVerilog.
  • Good understanding of digital design fundamentals.
  • Hands-on experience in microarchitecture development.
  • Knowledge of FSM, pipelining, datapath design, and control logic.
  • Experience with communication protocols such as:
    • PCIe (PCI Express)
    • Ethernet
    • AMBA (AXI, AHB, APB)
  • Understanding of ASIC design flow.
  • Experience with RTL simulation, debugging, and synthesis.
  • Knowledge of timing constraints and PPA optimization.
  • Strong analytical and problem-solving skills.

Preferred Skills

  • Experience in high-speed interface protocol design.
  • Knowledge of CDC and RDC.
  • Experience with RTL linting and synthesis tools.
  • Familiarity with Design Verification methodologies.
  • Experience with industry-standard EDA tools.

Education

  • Bachelor's or Master's degree in Electronics Engineering, Electrical Engineering, VLSI, or a related field.

Get your free, confidential resume review.

or drag and drop your file here.

Similar jobs

Similar jobs worth comparing

Sr. Design Engineer 2
Sr. Design Engineer 2

Tessolve • Bengaluru

On-site
INR 2,500,000 - 3,500,000
RTL Design Engineer
RTL Design Engineer

TekPillar® • Bengaluru Urban

On-site
INR 1,000,000 - 1,500,000
Design Engineer
Design Engineer

M/s Angel and Genie (Talent Search Company) • Bengaluru

On-site
INR 800,000 - 1,500,000
RTL Design Engineer
RTL Design Engineer

Gtc Informatics Private Limited • India

Remote
INR 900,000 - 1,500,000
RTL Design Engineer
RTL Design Engineer

Nxtwavesemi • India

On-site
INR 1,500,000 - 2,100,000
RTL Design Engineer
RTL Design Engineer

HCL Technologies Limited • Bengaluru

On-site
INR 1,500,000 - 2,400,000
Competitive compensation and benefits
Senior VLSI RTL Design Engineer
Senior VLSI RTL Design Engineer

HCL Technologies Limited • Bengaluru

On-site
INR 2,000,000 - 3,500,000
RTL Architect
RTL Architect

Intellics Global Services • Ernakulam, Hyderabad, Bengaluru

Hybrid
INR 6,000,000 - 9,000,000
Senior RTL Design Engineer
Senior RTL Design Engineer

Edveon Technologies Pvt Ltd • Chennai District

On-site
INR 3,000,000 - 6,000,000
Competitive salary
Benefits package
Senior RTL Design Engineer
Senior RTL Design Engineer

Thompsons HR Consulting Pvt Ltd • Bengaluru Urban

On-site
INR 1,500,000 - 3,000,000