Memory Layout Engineer

Digicomm Semiconductor INC

India

On-site

INR 1,200,000 - 2,400,000

Full time

14 days+

Get more replies from employers

Send a job-specific resume in minutes.

Job summary

Digicomm Semiconductor INC in India is seeking engineers with experience or strong interest in memory compilers and layout optimization. The role emphasizes tackling routing congestion and physical verification while ensuring DRC/LVS/ERC/antenna/DFM checks are met.

Proficiency with Cadence and Mentor EDA tools, including VirtuosoXL, is highly valued. Ideal candidates demonstrate leadership, mentor junior engineers, and communicate proactively to drive quality and delivery in a fast-paced layout

Qualifications

  • Experience or strong interest in memory compilers and layout optimization.
  • Strong problem-solving in routing congestion and physical verification.
  • Experience with DRC/LVS/ERC/Antenna/DFM checks.
  • Knowledge of analog layout techniques and circuit principles affected by layout.
  • Hands-on experience with Cadence/Mentor EDA tools in Linux; VirtuosoXL proficiency.
  • Leadership and ability to mentor a layout team; strong communication.

Skills

Memory compiler development
Routing congestion analysis
Physical verification
DRC/LVS/ERC
Analog layout techniques
Cadence tools
Mentor tools
VirtuosoXL
Leadership
Communication

Tools

Cadence tools
Mentor Graphics
VirtuosoXL

Job description

  • Experience or strong interest in developing memory compilers, addressing layout-related issues, and ensuring optimization.
  • Excellent problem-solving skills in Routing Congestion, Physical Verification in Custom Layout.
  • Sound knowledge and experience for verification checks like DRC / LVS / ERC / Antenna / LPE / DFM etc.
  • Knowledge of various analog layout techniques, understanding of various circuit principles as affected by Layouts such as speed, capacitance, power, noise, and area.
  • Excellent hands-on experience in industry standard layout and verification tools in a Linux environment of Cadence and Mentor EDA tools. Power user of VirtuosoXL.
  • Excellent Leadership skills and Mentor & guide team members in execution of Layout and review their work outputs for quality and deliveryExcellent communication skills and proactive at work.
  • Excellent communication skills and proactive at work
Get your free, confidential resume review.
or drag and drop your file here.
Similar jobs

Similar jobs worth comparing

STAFF ENG-HIG-HBM-LAYOUT
STAFF ENG-HIG-HBM-LAYOUT

Micron Technology, Inc • Hyderabad

On-site
INR 1,200,000 - 1,800,000
Analog Layout Engineer
Analog Layout Engineer

Digicomm Semiconductor INC • India

On-site
INR 250,000 - 450,000
Memory Layout Engineer: Bangalore
Memory Layout Engineer: Bangalore

Incise Infotech • Bengaluru

On-site
INR 4,500,000 - 7,000,000
Engineer, IPDev Layout
Engineer, IPDev Layout

1840 Micron Tech. OP India LLP • Hyderabad

On-site
INR 800,000 - 1,200,000
Anlaog Layout Engineer
Anlaog Layout Engineer

Insemitech • Bengaluru

On-site
INR 1,000,000 - 1,500,000
Engineer, IPDev Layout
Engineer, IPDev Layout

Micron Technology • Hyderabad

On-site
INR 2,000,000 - 3,600,000
Senior Engineer- DEG Layout
Senior Engineer- DEG Layout

1840 Micron Tech. OP India LLP • Bengaluru

On-site
Senior Memory Layout Engineer
Senior Memory Layout Engineer

LeadSoc Technologies Pvt Ltd • Hyderabad

On-site
INR 2,500,000 - 4,500,000
Staff Engineer, HIG HBM Layout
Staff Engineer, HIG HBM Layout

1840 Micron Tech. OP India LLP • Hyderabad

On-site
INR 1,000,000 - 1,500,000
Job Opportunity For Memory Layout Engineer
Job Opportunity For Memory Layout Engineer

Tech Mahindra • Bengaluru

On-site
INR 1,800,000 - 2,600,000